Overload protection for AC-DC transfer measurement standards by Kgakatsi, Thato Ernest
COPYRIGHT AND CITATION CONSIDERATIONS FOR THIS THESIS/ DISSERTATION 
o Attribution — You must give appropriate credit, provide a link to the license, and indicate if
changes were made. You may do so in any reasonable manner, but not in any way that
suggests the licensor endorses you or your use.
o NonCommercial — You may not use the material for commercial purposes.
o ShareAlike — If you remix, transform, or build upon the material, you must distribute your
contributions under the same license as the original.
How to cite this thesis 
Surname, Initial(s). (2012). Title of the thesis or dissertation (Doctoral Thesis / Master’s 
Dissertation). Johannesburg: University of Johannesburg. Available from: 
http://hdl.handle.net/102000/0002 (Accessed: 22 August 2017).    
Copyright © University of Johannesburg, South Africa 
Printed and published by the University of Johannesburg 
 
 
 
OVERLOAD PROTECTION FOR AC-DC TRANSFER 
MEASUREMENT STANDARDS 
  
by 
 
Thato Ernest Kgakatsi 
(216045840) 
 
A Master’s research dissertation submitted in fulfilment of 
the requirements for the degree of 
 
 
Master of Philosophy 
in 
Electrical and Electronic Engineering (RD) 
 
 
Faculty of Engineering and the Built Environment  
at the 
UNIVERSITY OF JOHANNESBURG 
 
 
SUPERVISOR: Dr Johan Venter (UJ) 
CO-SUPERVISORS: Dr Eugene Golovins (NMISA) 
Prof Dan Valentin Nicolae (UJ) 
 
 
 
June 2020 
i 
DECLARATION 
I, Thato Ernest Kgakatsi, hereby declare that this master’s research dissertation is wholly my 
own work and has not been submitted anywhere else for academic credit either by myself or 
another person. I understand what plagiarism implies and declare that this dissertation is my 
own ideas, words, phrases, arguments, graphics, figures, results and organisation, except where 
reference is explicitly made to another’s work. I understand further that any unethical academic 
behaviour, which includes plagiarism, is seen in a serious light by the University of 
Johannesburg and is punishable by disciplinary action. 
Signature:  Date: 24 April 2020 
  
ii 
 
DEDICATION 
This work is dedicated with love to my late mother, Mmanko Fredah Kgakatsi, my 
grandmother, Mmantshadi Pauline Kgakatsi, my sister, Lerato Kgakatsi, and my family and 
friends.  
  
  
iii 
 
ACKNOWLEDGEMENTS 
Special thanks go to the National Metrology Institute of South Africa for hosting my research 
project and for providing me with resources and support. 
To my supervisor, Dr Johan Venter, my co-supervisors, Dr Eugene Golovins (also mentor) and 
Prof Dan-Valentin Nicolae, your support and guidance throughout the journey of this study are 
greatly appreciated. It was you who introduced me to postgraduate research, and I am not the 
same as when I started this research project, all thanks to you. Thank you. 
To my colleagues, Brian Maboko, Marcus Hlakola and Dr Tshepo Dinoko, thank you for 
always being there whenever I needed you. You are appreciated. 
To my family, especially my grandmother, Mmantshadi Kgakatsi, my uncles, Matlere Kgakatsi 
and Rapula Kgakatsi, and my aunts, Mmakau Kgakatsi and Matlakala Kgakatsi, thank you for 
always encouraging me to go an extra mile to achieve the things that have never been achieved 
by anyone in our family. The role that you have all played in raising this young man, especially 
after the passing of his mother, cannot go unnoticed. Thank you. 
To my friends, Oreabetse Malope, Mmakamohelo Phantsi, Katlego Mooketsi, Rebaone 
Setsome, Oarabile Maetla and Maximilian Mogoregi, you have always been there for me from 
the time we became friends. I appreciate you all and I am very grateful to have you as my 
friends. 
To my special friend, Keotshepile Menoe, no words can describe my sincere gratitude for the 
love, support and encouragement you have given to me ever since we met, especially during 
the period of this research study. Thank you. 
To those who played a role in my journey of career development whom I have not mentioned, 
you are all highly appreciated, and I will forever be grateful. You have all played a crucial role. 
Thank you. 
  
  
iv 
 
ABSTRACT  
Electrical transient overloads (ETOs) are inherent to electrical and electronic systems, 
especially those that are composed of semiconductor materials. However, as the subject has 
received research attention since the mid-1900s, design engineers are familiar with this class 
of electrical or electronic disturbance. Thus, in most electrical and electronic applications, 
ETOs are compensated for through the implementation of an ETO protection device(s). 
Nevertheless, more work is still to be done to develop efficient techniques to mitigate this class 
of disturbance. 
The work presented in this dissertation identifies the most probable sources of ETOs in the 
alternating current-direct current (AC-DC) transfer measurement system. The AC-DC transfer 
measurement system is used to provide electrical calibration services to the national industry 
and national and regional standardisation bodies, thus complementing the metrological 
traceability of the international (SI) units of AC current, voltage and power. Thermal converters 
(TCs), which serve as the main elements of the AC-DC transfer measurement system, are most 
susceptible to damage and destruction from ETO events, which may arise during the 
measurement process or be caused by human error. This work also presents a conceptual ETO 
protection solution for thermal converters, developed through mathematical and simulation 
analysis.  
Possible ETOs in the AC-DC transfer measurement systems could result from human error or 
systematic errors, thus, implementing an ETO protection circuit at the input circuit of the TCs 
presents a better chance of protecting them from damage or destruction that could be caused 
by ETOs. 
The findings of this study indicate that the transient voltage suppression (TVS) devices used in 
this work (Zener diode and metal-oxide varistor) greatly reduce current, voltage and power 
dissipation magnitudes on the 5 mA nominal current single-junction thermal converter (SJTC). 
However, since the input ratings of the SJTC in question are very low, neither of the TVS 
devices in question can offer protection at a low milliampere or sub one volt level; thus, their 
implementation (even in a multi-stage protection element) does not offer sufficient protection 
to the SJTC.  
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CHAPTER 1: RESEARCH BACKGROUND 
1.1 Introduction 
The world is in the dawn of the fourth industrial revolution, which puts a lot of strain on the 
reliability of modern electrical and electronic devices. Therefore, scientific and industrial 
electrical metrology activities such as calibration, testing and measurement with application to 
consumer measuring instrumentation and industrial process control equipment are necessary 
to ensure production competitiveness and improved quality of life. Furthermore, modern 
electronic devices are facing a rapidly increasing make-over trend, which includes nanoscale 
sizing and faster operation. However, these and related developments, have led to the increased 
susceptibility of electronic devices to electric transient overloads (ETOs); therefore, in many 
electronic device applications, integration of transient overload protection devices (TOPDs) 
into the design is highly desirable [1]. 
ETOs are momentary changes in the circuit electrical conditions where the magnitude of either 
voltage or current, or both, exceeds the maximum rating level(s); thus, a signal with high 
amplitude and a high energy content is imposed on the circuit. These changes often cause 
damage (latent or catastrophic) or disturbances in circuit performance. The two commonly 
known major sources of ETOs are lightning strikes (direct or indirect) and the switching 
mechanism of the circuit [2][3]. Electrostatic discharges (ESDs) from a charged human being, 
cable, or even equipment are also considered major sources of ETOs [4]. The robustness of the 
circuit design is the one factor that determines the capability of the circuit to withstand ETO. 
This is often achieved by implementing ETO protection measures in the circuit design. Clamp-
type transient voltage suppressors (TVSs) with p-n junction semiconductor properties, such as 
the TVS diode, Zener diode and metal-oxide varistor (MOV), are the most commonly used 
TOPDs [5]. 
The National Metrology Institute of South Africa (NMISA) develops and maintains high 
accuracy alternating current – direct current (AC-DC) transfer standards (TSs), which are used 
to disseminate volt and ampere traceability by calibration of precision AC measuring 
instruments [6]. The national measurement standards line is represented by thermocouple 
junction (temperature sensor) thermal converters (TJTCs) and state-of-the-art solid-state 
(transistor/diode temperature sensor) thermal converters (SSTCs), which are the most accurate 
commercially available AC-DC TSs [7].  
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The purpose of this work was to study the possible ETO sources in the AC-DC transfer 
measurement system and design a conceptual transient overload protection module (TOPM), 
which would protect the TSs against ETOs. Appropriate protection devices were identified and 
analysed for steady state and transient state operation modes through mathematical and 
simulation modelling. Experimental implementation of the solution on an economically viable 
hardware platform was performed for validation purposes.  
The dissertation starts by outlining the background of this study, including the problem 
identification and the rationale of this work. A literature review about AC metrology is then 
presented, followed by thermal modelling of a single-junction thermal converter (SJTC). 
Characterisation of switching and ESD-induced ETOs and their respective defining standards 
(IEC 61000-4-5 and IEC 61000-4-2, respectively) is presented with reference to the literature 
study. The most probable sources and paths of ETOs in the AC-DC transfer measurement 
system are also identified and outlined. Devices and techniques used to protect components 
and systems against ETOs are discussed and characterised. The methods used to obtain the 
solution and the findings of this research are presented and discussed as well. 
1.2 Research Problem Statement 
In the AC-DC transfer measurement system, the customer instrumentation is calibrated by 
comparison against thermal voltage converters (TVC) or thermal current converters (TCC). 
The Fluke 792A root-mean-square (RMS) SSTC used for calibration purposes at NMISA has 
a built-in input TOPD [8], whereas the SJTCs, studied in this work, do not have any embedded 
TOPD and can be damaged by even a relatively minor short-term increase above the rated input 
current or voltage [9].  
In the AC-DC transfer measurement system, the potential sources of ETOs could be attributed 
to ESD and the switching mechanisms of the switch used to toggle between the AC and DC 
input quantities during the measurement process. In the event of an ETO, latent damage to the 
thermal TS could occur, resulting in the alteration of the device’s electric parameters (loss of 
calibration state) or, in the worst case, catastrophic damage could occur, resulting in the 
complete destruction of the TS.  
A suitable solution to this problem is to apply one or more TOPD, which would be able to 
divert most of the transient current away from the protected circuit and lower the transient 
voltage by clamping it to a level lower than or equal to the maximum input rating of the 
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protected circuit. Thermal converters (TCs) are used for precision measurements where it is 
imperative to keep the measurement uncertainty low. It means that the implemented TOPD(s) 
should not influence the uncertainty of the measurements. Therefore, it is necessary to 
implement a customised solution with the least or no interference for integration into the AC-
DC transfer measuring system. Furthermore, it is necessary to understand the architecture and 
specifications of the precision AC instrumentation and account for a configuration of the 
measurement circuit in order to identify suitable ETO protection devices.  
1.3 Research Questions 
ETOs occur within a short period of time and are characterised by fast rising signal waveforms 
with high amplitude and energy content. These signals pose a greater threat to any circuit or 
even system of which the design does not account for ETOs exposure. Therefore, the following 
questions were used as a guideline in the implementation process of a conceptual TOPM 
solution for the precision AC-DC TS): 
 How fast can each of the investigated TVS devices respond to an ETO event? What is 
the difference between the responses of the TVS devices when used individually and 
when used simultaneously in a TOPM circuit? 
 How much power can each TVS device and the TOPM dissipate (energy absorption 
capacity)? 
 How does the integration of the TOPM into the AC-DC transfer measurement system 
affect its performance (in terms of accuracy and stability)? 
1.4 Research Aim 
This research aims to study the possible ETO sources in the AC-DC transfer measurement 
system, implement a conceptual protection circuit (TOPM) for an AC-DC transfer 
measurement system and validate the solution through mathematical and simulation analysis 
methods and experimental implementation. 
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1.4.1 Research Objectives 
 Conduct a research study of the recent advancements in TOPDs and their 
implementation techniques to yield effective protection capabilities in low-power 
electronic applications. 
 Identify suitable technology for implementing a faster responding and higher energy-
absorbing protection circuit with minimal interference to the performance of the AC-
DC transfer measurement system. 
 Implement mathematical models (solve differential equations resulting from the 
modelling networks using the Laplace transform (LT) technique) and carry out PSpice 
simulation analysis (Cadence OrCAD Lite) as part of the conceptual design validation 
procedure.  
 Perform measurement experiments to compare the promising off-the-shelf protective 
devices that satisfy the application scenario.  
1.5 Research Motivation 
The precision AC measuring standards are sensitive to ETO stresses. Their exposure to ETOs 
could result in the alteration of their electric parameters or even cause complete destruction. 
Therefore, implementation of protection measures against ETOs is necessary to ensure the 
safety of the measurement standards and the quality of the measurements. 
1.6 Research Impact 
This research serves as part of the measurement standards safety and measurement quality 
assurance aspects of the AC-DC transfer project run at NMISA under the Energy Efficiency 
Programme. It can be established through the literature study conducted during this study that 
ETO problems (discussed in this work) in the AC-DC transfer measurement systems have not 
been addressed previously; this study, therefore, contributes to the body of knowledge. 
1.7 Research Method 
The initial step of this project was to establish an understanding of the subject of ETOs and 
identify the ETO problem in the AC-DC transfer measurement system, which constitutes the 
basis of this study. A literature study was conducted to identify a viable technique and TOPD(s) 
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as a solution. Sources of ETOs, TOPDs and the TS were characterised with reference to the 
literature review. 
The next step was to develop mathematical models using the LT technique to solve the 
differential equations resulting from analysis of the complete equivalent electrical circuit 
models representing the ETOs source, TOPDs and the TS. Verification of the results obtained 
through mathematical analysis was performed by implementing the equivalent electrical circuit 
models in Cadence Capture and obtaining their simulation results in Cadence PSpice. The 
feasible TOPDs were then implemented on the experimental platform to compare the hardware 
measurement results with the ones obtained through mathematical and simulation analysis. A 
waveform generator was used to generate the arbitrary transient waveform for experimental 
analysis. 
1.8 Scope of the Study and Limitations 
The primary focus of this study was the development of a working conceptual TOPM circuit 
for precision AC-DC TS (ultra-high frequency (UHF) pattern SJTC with 5 mA current rating) 
using low-power TOPDs such as TVS devices. The proposed solution was verified by 
comparing mathematical, simulation and experimental results of model analyses.  
One major limitation encountered in this study was the absence of commercial ETO testers 
such as a high-voltage-rated ESD gun or a surge generator. However, the equivalent circuit 
models that represent these devices were implemented using mathematical models, simulation 
tools and in-circuit pulse generation of lower amplitude and matching shape to reproduce the 
standardised signal waveforms of ETO testers.  
Another limitation was in the development of mathematical models of the TOPD. These 
devices are described by nonlinear power-law equations for current and voltage. The LT 
technique cannot be implemented for nonlinear equations; therefore, they needed to be 
linearised first.  
1.9 Structure of the Dissertation 
The general background and rationale for this study are outlined in Chapter 1. The literature 
survey relevant to this study is presented in Chapters 3, 4 and 5. Original contributions of this 
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research are presented in Chapters 3, 6 and 7. The conclusions and recommendations of this 
study are presented in Chapter 8. 
Chapter 1: Research background. The background and the rationale of this study are 
outlined. The objectives and scope of this study are listed. The chapter further describes the 
scientific methods used in the study to obtain the results. A research output (peer-reviewed 
conference paper), and the structure of the dissertation are also outlined.  
Chapter 2: Electrical AC Metrology. This chapter starts by giving a brief outline of the 
history of electrical AC metrology and the definition of the SI unit for current. The AC-DC 
transfer measurement process, instrumentation and formulation used in the establishment of 
the definition of the AC quantities through the DC electrical standards are discussed. The 
traceability chain and the method of ensuring global standardisation or dissemination of 
traceability through calibration are also discussed.  
Chapter 3: Modelling a Single-junction Thermal Converter. In this chapter, an equation 
governing the temperature distribution of the thermal element (TE) of the SJTC due to an 
applied electric signal is derived. The maximum power dissipation by the TE due to a 
maximum permissible current is calculated using the temperature-dependent resistance of the 
TE.   
Chapter 4: Transient Overloads. A literature overview presenting the events leading to ETOs 
is outlined. The standards developed for testing of components and systems qualification for 
switching and ESD-induced ETOs are further discussed. The equivalent electrical circuit 
models for reproducing the standardised testing waveforms used for simulation purposes are 
also presented. Possible ETOs in the AC-DC transfer measurement system and their probable 
propagation paths are identified and discussed. 
Chapter 5: Transient Overload Protection Devices. In this chapter, clamp-type TOPDs such 
as TVS devices (TVS diode, Zener diode, and MOV) are characterised as part of a literature 
review. Techniques for obtaining effective protection capabilities are also examined and 
discussed. The equivalent electrical circuit models representing the operational states of the 
TOPDs are characterised for further modelling in the mathematical and simulation analysis 
platforms. 
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Chapter 6: Research Method. This chapter presents the methods used for the analysis of the 
response of the SJTC to ETOs when protection measures are not implemented and when they 
are implemented. The equivalent circuit models are presented, and the model parameters are 
analysed. 
Chapter 7: Research Findings and Discussion. The findings of this research project are 
presented and discussed in this chapter. 
Chapter 8: Conclusions and Recommendations. This chapter presents the general 
conclusions of this dissertation. The findings, accomplishments and recommendations are 
presented. 
1.10 List of Publications 
Peer-reviewed conference paper: 
 Thato E. Kgakatsi, Eugene Golovins, Johan Venter, Dan V. Nicolae, "Protection against 
transient overvoltage in precision AC-DC transfer measurement system," Proc. SPIE 
11043, Fifth Conference on Sensors, MEMS, and Electro-Optic Systems (SMEOS 
2018), 110430X (24 January 2019); DOI: 10.1117/12.2501142. 
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CHAPTER 2: ELECTRICAL AC METROLOGY 
2.1 Introduction 
The unit for electrical current, called the ampere (A), is one of the seven fundamental SI base 
units and other electric metrological units are derived from the ampere [10]. The ampere was 
previously defined through the magnetic force between parallel electric current-carrying 
conductors with the ability to hold the numerical value of vacuum magnetic permeability 
constant µ0 [10]. However, quantum DC electrical standards could not correlate with this 
definition. This led to the present definition, which came into effect on 20 May 2019, based on 
a fixed numerical value for an elementary charge e, equal to 1.602 176 634 × 10−19 Coulomb 
(C) or Ampere-second (A· s), where the SI unit for time (second (s)) is defined in terms of the 
hyperfine transition frequency of Caesium ∆νCs, equal to 9 192 631 770 oscillations per 
second (s-1). Hence, the present definition of ampere is given by: 
1 A =
𝑒
1.602 176 634×10−19
∙
∆𝑣𝐶𝑠
9 192 631 770
= 6.789 686 817 × 108∆𝑣𝐶𝑠   (2.1) 
The realisation of the ampere depends on quantum DC electric standards for volt and ohm, and 
the relationship is established through Ohm’s law [11]. The measurement standards are used 
to define a unit or reproduce the value(s) of a measurand (the unit representing a measured 
quantity) to serve as a reference measurement standard (etalon).  
Several methods of establishing traceable AC measurements exist; however, a method called 
AC-DC thermal transfer, using the heating characteristics of a TC, is by far the most precise 
and commonly used method [12][13]. A TC is an electro-thermic device that uses the thermal 
effects produced by the RMS value of AC quantity and DC quantity on a resistive heater 
element (HE) to establish the relationship between the applied AC quantity and the known DC 
quantity by measuring their power dissipation on the HE.  
In this chapter, the definition of the unit for electrical current is presented. A method of realising 
the AC electrical quantities using TC, called AC-DC thermal transfer, and the mathematical 
expressions associated with AC-DC thermal transfer are outlined.  
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2.2 AC-DC Transfer 
Unlike the definition of DC quantities, the definition of AC quantities has not been established 
through absolute standards. Instead, their definition relies on quantum DC electric standards 
(as seen in Figure 2.1), the quantised Hall effect standard (resistance standard) and Josephson 
standard (voltage standard).  
Quantised Hall Effect 
Resistance Standard
Josephson Voltage 
Standard
AC-DC Current 
Transfer Standard
AC-DC Voltage 
Transfer Standard
Ohm
Volt
Ampere
 
Figure 2.1: Realisation of AC current and voltage standards through DC standards [11] 
The TCs are the key components in the realisation of the definition of AC quantities. When an 
electric signal is applied through a resistive HE of a TC, the energy content of the applied signal 
is revealed as a temperature rise on the HE [14]. Hence, power is dissipated by the HE, which 
is directly proportional to the square of the applied electric quantity (current or voltage) that 
leads to a temperature increase on the HE. In the case where an AC signal is applied on the HE, 
the power dissipated by the HE is proportional to the square of the RMS value of the AC input 
quantity: 
𝑃𝑑𝑖𝑠𝑠 = 𝑅𝐻𝐸 × 𝑖𝑟𝑚𝑠
2 =
𝑣𝑟𝑚𝑠
2
𝑅𝐻𝐸
     (2.2)  
where  
 𝑅𝐻𝐸 is the electrical resistance of the HE, and  
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 𝑖𝑟𝑚𝑠 = √
1
𝑇𝑝𝑒𝑟
∫ 𝑖2(𝑡) × 𝑑𝑡
𝑇𝑝𝑒𝑟
0
 and 𝑣𝑟𝑚𝑠 = √
1
𝑇𝑝𝑒𝑟
∫ 𝑣2(𝑡) × 𝑑𝑡
𝑇𝑝𝑒𝑟
0
; with 𝑖(𝑡) and 𝑣(𝑡) 
being the arbitrary periodic signals, and 𝑇𝑝𝑒𝑟 being the period of the signal. 
The applied electrical quantity 𝑄𝑎𝑝𝑝 is related to the output thermal voltage (EMF) 𝐸 through 
a power law [15]: 
𝐸 = 𝑘𝑐𝑜𝑛𝑠 × 𝑄𝑎𝑝𝑝
𝑛      (2.3)  
where  
 𝑘𝑐𝑜𝑛𝑠 is a constant, and  
 𝑛 = ∆𝐸 𝐸⁄
∆𝑄𝑎𝑝𝑝 𝑄𝑎𝑝𝑝⁄
 is the exponent of the TC.  
The relationship between the AC and DC quantities is established by determining the value of 
the AC quantity, which results in the same output EMF as the predetermined or known value 
of the DC quantity. If the TC was ideal, the relationship between AC and DC quantities required 
to give the same EMFs, (𝐸𝐴𝐶) and (𝐸𝐷𝐶), would be: 
𝑄𝐴𝑉 = 𝑄𝐷𝐶|𝐸𝐴𝐶=𝐸𝐷𝐶     (2.4) 
where 𝑄𝐴𝐶 and 𝑄𝐷𝐶 are either current (A) or voltage (V) corresponding to AC and DC, 
respectively. However, a real TC is subject to intrinsic errors, which causes a divergence 
between the AC and DC quantities required to give the same EMF. This divergence is often 
referred to as the AC-DC difference (𝛿𝐴𝐶−𝐷𝐶) and it is conventionally expressed in µV/V or 
parts per million (ppm) as:  
𝛿𝐴𝐶−𝐷𝐶 =
𝑄𝐴𝐶−𝑄𝐷𝐶 
𝑄𝐷𝐶
|
𝐸𝐴𝐶=
1
2
(𝐸𝐷𝐶−+𝐸𝐷𝐶+)
.   (2.5) 
The mean of both positive and negative polarities of the DC response must be taken to satisfy 
Eq. (2.5). After rearranging Eq. (2.5), the relationship between the AC (QAC) and DC (QDC) 
quantities required to give the same EMFs is given as: 
𝑄𝐴𝐶 = (1 + 𝛿𝐴𝐶−𝐷𝐶)𝑄𝐷𝐶|𝐸𝐴𝐶=
1
2
(𝐸𝐷𝐶−+𝐸𝐷𝐶+)
.   (2.6) 
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The effect of Eq. (2.6) is that the measured AC quantity required to produce the same power 
dissipation effects on a nonideal TC as the known DC quantity is dependent on the magnitude 
of 𝛿𝐴𝐶−𝐷𝐶. A positive 𝛿𝐴𝐶−𝐷𝐶 indicates that more AC than DC quantity was required to produce 
the same EMF and the opposite holds true for a negative 𝛿𝐴𝐶−𝐷𝐶. The presence of 𝛿𝐴𝐶−𝐷𝐶 of a 
TC is owed to a number of factors, which are inherent to the materials and construction of a 
TC or the system used with a TC [9][11]. However, the most common major contributors to 
𝛿𝐴𝐶−𝐷𝐶 of a TC are related to its input circuit frequency response and thermoelectric effects 
[16], and can be expressed as: 
𝛿𝐴𝐶−𝐷𝐶 ≅ 𝛿𝐿𝐹(𝑓) + 𝛿𝐻𝐹(𝑓) + 𝛿𝑡ℎ𝑒𝑟𝑚𝑜𝑒𝑙𝑒𝑐𝑡𝑟𝑖𝑐−𝑒𝑓𝑓𝑒𝑐𝑡  (2.7)  
where 𝛿𝐿𝐹(𝑓) and 𝛿𝐻𝐹(𝑓) are the low and high frequency-generated AC-DC differences, 
respectively, and 𝛿𝑡ℎ𝑒𝑟𝑚𝑜𝑒𝑙𝑒𝑐𝑡𝑟𝑖𝑐−𝑒𝑓𝑓𝑒𝑐𝑡 is the thermoelectric effect AC-DC difference. Using 
Eq. (2.7), Eq. (2.6) can be expressed as: 
𝑄𝐴𝐶 ≅ (1 + 𝛿𝐿𝐹(𝑓) + 𝛿𝐻𝐹(𝑓) + 𝛿𝑡ℎ𝑒𝑟𝑚𝑜𝑒𝑙𝑒𝑐𝑡𝑟𝑖𝑐−𝑒𝑓𝑓𝑒𝑐𝑡)𝑄𝐷𝐶|𝐸𝐴𝐶=
1
2
(𝐸𝐷𝐶−+𝐸𝐷𝐶+)
. (2.8) 
2.2.1 Major Sources of AC-DC Difference of a Thermal Converter 
Low-frequency errors 
At frequencies below 100 Hz, double frequency thermal oscillations (thermal ripples) are 
observed. This is due to the insufficient thermal inertia created by the shorter thermal time 
constant. 
High-frequency errors 
At frequencies higher than 10 kHz, the skin effect of the conductor and the stray reactance 
(resistance due to capacitance and inductance components) in the input circuit influence the 
measurements. 
Thermoelectric effects errors 
A DC signal gives rise to reversal errors in the measurements owing to the Thomson effect on 
the HE and Peltier effects at the HE and conductive input lead junctions (dissimilar materials). 
However, the errors are often minimised by taking the mean of the responses of both polarities 
of the DC signal.  
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2.3 AC-DC Thermal Converter 
A TC basically constitutes a resistive wire (HE), through which an electrical quantity is applied, 
and a thermal sensor for detection and measurement of the heating effects imposed on the HE 
by the applied signal. Two classes of TCs have been developed to date – TJTCs and the SSTCs 
[7] – which are discussed in Sections 2.3.1 and  2.3.2, respectively. The TJTCs include the 
SJTC, multi-junction thermal converter (MJTC) and the thin-film (planar) multi-junction 
thermal converter (TFMJTC or PMJTC), whereas state-of-the-art SSTCs are among others the 
patented Fluke 792A and Fluke 5790B. 
2.3.1 Thermojunction Sensor Thermal Converters 
The SJTC was the first AC-DC thermal transfer device to be used for precision measurement 
of AC quantities. Then the MJTC was developed to reduce the errors due to the thermoelectric 
effects observed in the SJTC. The TFMJTC was subsequently developed through 
semiconductor manufacturing technology to improve the performance of the MJTC [16]. A 
thermocouple junction attached to the HE is the main sensor device, through which the Seebeck 
effect (conversion of thermal energy into an electrical signal) takes place [17]. The TJTCs 
suffer from several drawbacks, which make the SSTCs preferable over them. These include 
longer settling time, lower output thermal voltage, inability to withstand even moderate ETOs 
and long, difficult and expensive calibration processes [18]. SJTCs, MJTCs and TFMJTCs are 
each briefly characterised as described below. 
2.3.1.1  Single-junction Thermal Converters 
Prior to their development as AC-DC TSs, SJTCs were used in radio frequency measurements 
in the early 1940s [13]. Hermach then developed them as TCs in the mid-1900s [12] and later 
reviewed the subject of AC-DC thermal transfer in the 1970s before Inglis continued the work 
in the 1980s [11][19]. Figure 2.2 presents a schematic diagram of a UHF-pattern SJTC with its 
full-scale image [20]. The device comprises an HE, a thermocouple attached to the midpoint 
of the HE and the conductive input and output leads. A signal is applied to the HE through the 
conductive input leads. The conductive output leads are connected to a nanovolt detector for 
measuring the EMF. The glass or ceramic bead provides electrical insulation and thermal 
conduction between the HE and the thermocouple junction. The structure, including a certain 
portion of the conductive input and output leads, is enclosed in a vacuumed glass bulb to 
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minimise external thermal influence. The advantages and limitations presented by the SJTC 
are listed in Table 2.1. 
Input 
Signal, S
Vacuum 
Glass Bulb
Thermocouple
High Input
Lead
Low 
Output Lead
High 
Output LeadLow Input
 Lead
Heater
Element
Insulation Bead
Full-Scale Image
Figure 2.2: Schematic diagram of a UHF-pattern single-junction thermal converter with its 
full-scale image [20] 
Table 2.1: Advantages and disadvantages of SJTC [9][11][16][21] 
Advantages Limitations 
Small size and low cost Difficult to manufacture and mass-produce 
Applicable to a wide range 
of frequencies 
Maximum input voltage and current are approximately a few 
hundreds of milli-volt and tens of milliampere, thus any input 
signal slightly above the threshold will destroy the HE 
 Lower output EMF, about 7 mV to 12 mV at full-scale input, 
which makes measurement difficult and may lead to high 
measurement uncertainty 
 Measurement errors due to higher thermoelectric effects 
 
2.3.1.2  Multi-junction Thermal Converters 
The design of MJTCs was developed by Wilkins in the 1970s-1980s [11][13]. The purpose 
was to improve the performance of the SJTC by reducing thermoelectric errors on the SJTCs. 
Figure 2.3 presents a schematic diagram of a typical MJTC. The MJTC consists of multiple 
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series-connected thermocouples (as many as 200 or more [11]) with their junctions attached 
and distributed on the entire length of a twisted bifilar HE to sample the temperature of the HE 
[22]. Table 2.2 presents the advantages and limitations offered by MJTC. 
Twisted Heater Element
Output Thermal
Voltage
Thermocouples
Vacuumed Housing
Input 
Signal
High
Low
Low
High
Insulation 
Beads
 
Figure 2.3: Generic schematic of the multi-junction thermal converter [22] 
Table 2.2: Advantages and disadvantages of MJTC [7][9][23] 
Advantages Limitations 
Higher output EMF, approximately 100 mV 
to 120 mV at full-scale input, which is easier 
to measure 
Expensive compared to the SJTC, and 
difficult to construct owing to the complexity 
of their structure, therefore difficult to mass-
produce 
Distribution of thermocouples along entire 
HE greatly reduces thermoelectric errors 
Frequency response range limited from 
approximately 30 Hz to 10 kHz 
 Errors due to dielectric losses 
 
2.3.1.3  Thin-film Multi-junction Thermal Converters 
TFMJTCs were developed by Klonz in the late 1980s [11]. The design was developed as a 
revision of MJTC HE material and its construction technique was based on modern 
semiconductor fabrication technology [17]. The design features a Ո-shaped HE and 
thermocouples distributed on the HE, as presented in Figure 2.4 [22][24]. Table 2.3 presents 
the advantages and limitations offered by TFMJTCs.  
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Thermocouples Heater Element
 
Figure 2.4: Thin-film multi-junction thermal converter [22] 
Table 2.3: Advantages and disadvantages of TFMJTC [11][24] 
Advantages Limitations 
Not difficult to manufacture or mass-produce 
since their design is based on modern 
semiconductor fabrication technology 
Significant errors are observed at higher 
frequencies owing to current leakage paths 
through the silicon structure 
Production technology allows adjustment of 
the thermal settling time constant 
Complex and costly 
 
 
2.3.2 Solid-state Sensor Thermal Converters 
SSTCs were developed to improve the accuracy of AC voltage measurements offered by 
TJTCs. The temperature-sensitive junctions of solid-state devices (transistor and diode) are 
used as thermal sensors instead of the thermocouple [9][25]. The Fluke 792A solid-state RMS 
TC, discussed in this work, is the most commonly used SSTC. SSTCs are preferable over their 
counterparts (TJTCs) because of the shorter thermal time constant (shorter settling time), 
higher output EMF, embedded input protection, and lower drift rate [26].  
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2.3.2.1  Fluke 792A 
The Fluke 792A was developed by the Fluke Corporation in the 1990s [18]. The standard uses 
the base-emitter junction of bipolar transistors as the thermal sensor and resistive HEs for 
accurate conversion between the RMS value of an AC quantity and a DC quantity [14].  The 
schematic diagram of a TC with a transistor-based solid-state RMS sensor is presented in 
Figure 2.5. The bipolar junction transistor sensor 𝑇1 detects the heat generated on the input HE 
𝐻1, which then unbalances the amplifier. The amplifier eventually develops an output voltage 
sufficient to energise the output HE 𝐻2 and be detected by transistor sensor 𝑇2, which is 
supposedly at the same temperature as 𝑇1 [5]. The advantages and limitations offered by this 
standard are presented in Table 2.4.  
+
-
Vin Vout
V+
V-
RMS Sensor 
Chip
Thermal 
Converters
T1 T2
H1 H2
Th
er
m
al
 
B
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r
 
Figure 2.5: Solid-state thermal converter [14][20] 
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Table 2.4: Advantages and disadvantages of the SSTC [18] 
Advantages  Limitations 
High and precise output EMF, approximately 
2 V for full-scale input (2 mV to 1 kV over a 
frequency range 10 Hz to 1 MHz), which does 
not need a sophisticated detector to measure 
Poor performance with low-frequency 
inputs due to the shorter thermal time 
constant (shorter settling time) 
Protected against ETOs  
Shorter settling time constant  
 
2.4 AC-DC Difference 
2.4.1 Traceability of AC Quantities  
In the event of calibration of the customer’s precision AC measuring equipment, the unit under 
test (UUT) is measured against a reference (REF) TVC (a series combination of a TC and a 
range resistor) or TCC (a parallel combination of a TC and a shunt resistor), depending on 
whether it is the voltage or current that is being measured on the UUT. The uncertainty of the 
measurand is established through post-calibration calculations and indicated in the calibration 
certificate. The uncertainty of measurement is a measured and calculated doubt of the 
instrument’s accuracy and defines the range in which the expected value is found. Another 
term, often confused with uncertainty, is measurement error, which is defined as the difference 
between the measured value and the true value of the measurand. 
2.4.2 AC-DC Difference Measurement 
NMISA provides traceability for AC current and voltage measurements in the audio-frequency 
range by calibration of customer equipment or TSs in comparison with a reference standard 
whose AC-DC difference has been carefully established. Calibrations of the TVCs and TCCs 
rated from 2 mV to 1 kV over a frequency range of 10 Hz to 1 MHz [28] and 2 mA to 100 A 
over a frequency range of 10 Hz to 100 kHz [29], respectively, are performed through a dual 
method [27], using an automated measurement system (Figure 2.6). 
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The automated measurement system consists of  
 an IEEE-488.2 network, through which the equipment is remotely controlled using in-
house built computer software,  
 a programmable source with both AC and DC output embedded in one unit,  
 a microcontroller-driven AC-DC relay latching switch,  
 a UUT (either a lower accuracy TS or precision AC metering equipment) and REF 
thermal TS (either TVS or TCC), and  
 two digital voltmeters (DVMs) (one connected to a UUT and the other one to a REF) 
[28][29]. The output readouts by the DVMs are sampled and recorded on a computer.  
nanoVolt
Meter
nanoVolt
Meter
Thermal 
Converter
(REF)
TEE A
dapter
AC-DC Toggle 
Switch
Programmable 
AC-DC Source
AC Output
DC- Output
DC+ Output
Thermal 
Converter
(UUT)
Computer
GPIB
Switching 
Isolator
IEEE 488.2
IEEE 488.2
U
SB 2.0
IEEE 488.2
GPIB
Controller
U
SB 
2.0
U
SB 
2.0
 
Figure 2.6: AC-DC difference measurement setup or system 
The automated measurement system presents a number of advantages, [15][30], such as: 
 Measurements are faster and more accurate. 
 Fewer human errors occur, since automation ensures minimal human involvement. 
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However, like any other system, the automated measurement system has imperfections leading 
to performance limitations [15], such as: 
 The limitations of the AC output from the programmable source presents a constraint 
in the voltage, current and frequency ranges over which the automated system can be 
used. 
 Interference occurs owing to system components’ interaction. 
 Digital short-time events (transients) occur.  
 The reversal of the polarities of the DC quantity is slower. 
For voltage measurements, the AC voltage output of the programmable source and the output 
of an auxiliary amplifier are coupled to share the same output (Figure 2.7(a)) [28]. For current 
measurements, the output of the AC-DC toggle switch is connected to the transconductance 
amplifier (Figure 2.7(b)) [29], which serves as a buffer between the low power constant voltage 
circuit and higher power voltage-controlled current circuit. 
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(b) 
Figure 2.7: AC-DC transfer measurement schematic diagrams: (a) setup for voltage-transfer 
measurement [28], (b) setup for current-transfer measurement [29] 
2.4.3 Calculation of the AC-DC Difference Standards and Instruments 
The AC-DC difference between the UUT and REF standard is measured by a typical automated 
measurement system shown in Figure 2.6. A measurement sequence with time intervals of 
about 35 s is used to determine at least one AC-DC difference sample [28][29]: 
AC1, DC-, AC2, DC+, AC3 
Each of the AC-DC difference samples is approximated by Eq. (2.9), following the above 
measurement sequence: 
𝛿𝑈𝑈𝑇 ≡
𝐸𝐴𝐶,𝑅𝐸𝐹−𝐸𝐷𝐶,𝑅𝐸𝐹
𝑛𝑅𝐸𝐹∙𝐸𝐷𝐶,𝑅𝐸𝐹
−
𝐸𝐴𝐶,𝑈𝑈𝑇−𝐸𝐷𝐶,𝑈𝑈𝑇
𝑛𝑈𝑈𝑇∙𝐸𝐷𝐶,𝑈𝑈𝑇
+ 𝛿𝑅𝐸𝐹   (2.9)  
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where 
 𝐸𝐷𝐶 =
1
2
 (𝐸𝐷𝐶− + 𝐸𝐷𝐶+) and 𝐸𝐴𝐶 =
1
3
 (𝐸𝐴𝐶1 + 𝐸𝐴𝐶2 + 𝐸𝐴𝐶3) are the mean output EMF 
of the REF and UUT due to DC and AC input signals, respectively,  
 𝛿𝑅𝐸𝐹 is the pre-established AC-DC transfer difference of the REF standard, and  
 𝑛𝑅𝐸𝐹 and 𝑛𝑈𝑈𝑇 are the normalised exponent coefficients of the REF and UUT, 
respectively. 
2.5 Conclusions 
In this chapter, the unit for electrical current was defined. A method of establishing the 
definition of the AC electric quantities through quantum DC electric standards, called AC-DC 
thermal transfer, was outlined. Furthermore, commercially available and more accurate TCs 
were characterised and compared. The TC output response deviations between the AC and DC 
quantities (AC-DC difference) were discussed and further expressed mathematically.  
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CHAPTER 3: MODELLING A SINGLE-JUNCTION THERMAL 
CONVERTER 
3.1 Introduction 
The UHF-pattern SJTC briefly characterised in Section 2.3.1.1 and presented schematically in 
Figure 2.2 is studied in this work. Since no special care is needed for the electrically isolated 
TC output circuit, only the input circuit is considered for ETOs’ modelling. The devices consist 
of a fine Evanohm or Nickel-Chromium alloys wire (HE, with low thermoelectric effects [31]) 
and conductive input Evanohm (or even Platinum or Dumet) lead wires [32][33]. A 
thermocouple junction is attached to the midpoint of the HE with a ceramic or glass bead to 
provide electrical insulation and thermal conduction between the HE and the thermocouple. 
The HE, thermocouple, glass bead and a certain portion of the conductive lead wires are all 
enclosed in vacuumed glass to minimise the thermal influence from the surroundings.  
In this chapter, the UHF-pattern SJTC is modelled for thermal characteristics and its maximum 
power dissipation (by the HE) is determined by means of calculations. 
3.2 Thermal Model of a Single-junction Thermal Converter 
Figure 3.1 presents a schematic diagram with the boundary conditions of the HE position 𝑥𝐻 
and temperature 𝑇𝐻 used to determine the thermal characteristics of the UHF-pattern SJTC. An 
HE of length 𝐿, approximately 5 mm (suspended between the conductive lead wires), 10 µm 
in diameter, is heated by an electric current (𝐼𝐴𝐶 or 𝐼𝐷𝐶) when it is applied. The thickness of the 
conductive lead wires (approximately 250 µm in diameter) ensures that heating occurs on 
almost the entire HE, leaving the conductive leads relatively cooler [19][34]. This could be 
explained by the inversely proportional relationship between the thermal resistance and the 
cross-sectional area of the conductor (the larger the cross-sectional area, the smaller the 
resistance) [35][36]. The junctions formed by the HE and conductive leads are kept at a 
temperature of about 293 K. Nonetheless, the temperatures of the HE-lead junctions at the 
beginning (𝑥𝐻 = 0) and the end (𝑥𝐻 = 𝐿) of the HE are given by 𝑇𝐻(0) = 𝑇0 and 𝑇𝐻(𝐿) = 𝑇𝐿, 
respectively. A thermal conductor (bead) is connected at the midpoint of the HE. It is assumed 
that all the HE heat losses by conduction are through heat flow to the HE-lead junctions and 
through the bead to the thermocouple junction (where the Seebeck effects take place and the 
output is measured as voltage). Since the system is in a vacuum seal, there are no convection 
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heat losses [37] and the radiation heat losses from the HE are small enough to be neglected. 
The Peltier heating or cooling effects are also neglected, since they are independent of the 
length of the HE.  
Idc or Irms
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Heater element
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Figure 3.1: Schematic diagram of a UHF-pattern SJTC 
Assuming that the temperature is uniform at any cross-sectional surface of the HE, the system 
is one-dimensional, and the complete modelling equation for the temperature distribution, 
𝑇𝐻(𝑥𝐻, 𝑡), of an HE of  a vacuum SJTC heated by current 𝐼, is given by [34][38]: 
𝐴𝐻𝑘𝐻
𝑑2𝑇𝐻(𝑥𝐻,𝑡)
𝑑𝑥𝐻
2 − 𝛼𝑇𝐼
𝑑𝑇𝐻(𝑥𝐻,𝑡)
𝑑𝑥𝐻
+
𝐼2𝜌𝐻
𝐴𝐻
= 𝐴𝐻𝑚𝐻𝑠𝐻
𝑑𝑇𝐻(𝑥𝐻,𝑡)
𝑑𝑡
  (3.1)  
where the terms on the left side of Eq. (3.1) are the thermal conduction, Joule heating created 
by the flow of electric current, Thomson heat absorption (hence, minus sign), and radiation 
heat losses, respectively, and the term on the right side of Eq. (3.1) presents the rate of heat 
gained at any point or position of the HE. Table 3.1 presents the symbols in Eq. (3.1). 
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Table 3.1: Symbols of the heat flow equation 
Symbol Description 
𝐴𝐻 Area of the cross-section of the heater element (m
2) 
𝛼𝑇 Thomson coefficient of the heater (V/K) 
𝐼 Applied current (A) 
𝑘𝐻 Thermal conductivity of the heater wire (W/m K) 
𝜌𝐻 Resistivity of the heater wire (Ω m) 
𝑚𝐻 Mass density of the heater element (kg/m
3) 
𝑠𝐻 Specific heat of the heater element (J/kg K) 
𝑥𝐻 Position at which the temperature of the heater is measured (m) 
𝑡 Time (s) 
 
For steady-state operations, 
𝑑𝑇(𝑥𝐻,𝑡)
𝑑𝑡
= 0 [39]; therefore, Eq. (3.1) becomes a second-order 
nonhomogeneous linear differential equation, whose general solution is found using a method 
of integrating factor (derivation in Appendix A): 
𝑇(𝑥𝐻) =
𝐼𝜌𝐻
𝛼𝑇𝐴𝐻
𝑥𝐻 + 𝐶1
𝐴𝐻𝑘𝐻
𝛼𝑇𝐼
𝑒
𝛼𝑇𝐼
𝐴𝐻𝑘𝐻
𝑥𝐻 + 𝐶2    (3.2)  
where 𝐶1 =
𝑇0−𝑇𝐿+
𝐼𝜌𝐻
𝛼𝑇𝐴𝐻
𝐿
𝐴𝐻𝑘𝐻
𝛼𝑇𝐼
(1−𝑒
𝛼𝑇𝐼
𝐴𝐻𝑘𝐻
𝐿
)
 and 𝐶2 =
𝑇0𝑒
𝛼𝑇𝐼
𝐴𝐻𝑘𝐻
𝐿
−𝑇𝐿+
𝐼𝜌𝐻
𝛼𝑇𝐴𝐻
𝐿
(1−𝑒
𝛼𝑇𝐼
𝐴𝐻𝑘𝐻
𝐿
)
 are the constants of integration found 
using the boundary conditions (𝑇𝐻(0) = 𝑇0 and 𝑇𝐻(𝐿) = 𝑇𝐿) of the HE temperature 
distribution. Equation (3.2) is similar to the general solution obtained by Widdis [37]. 
Simplifying Eq. (3.2) further results in: 
𝑇𝐻(𝑥𝐻) = 𝑇0 +
𝐼𝜌𝐻
𝛼𝑇𝐴𝐻
𝑥𝐻 − (𝑇0 + 𝑇𝐿 −
𝐼𝜌𝐻
𝛼𝑇𝐴𝐻
𝐿) (
1+𝑒
𝛼𝑇𝐼
𝐴𝐻𝑘𝐻
𝑥𝐻
1−𝑒
𝛼𝑇𝐼
𝐴𝐻𝑘𝐻
𝐿
).  (3.3)  
The effect of Eq. (3.3) is that it provides the temperature at a particular cross-sectional position 
of the HE, assuming a steady-state operation and a constant current. The exponential terms also 
account for the nonlinearity of the temperature distribution due to the thermoelectric effects 
and other internal heat sources [39]. The first derivative of Eq. (3.3) with respect to 𝑥𝐻 and 
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multiplication by – 𝑘𝐻𝐴𝐻 gives the rate of heat conduction or heat flux at a particular HE 
position 𝑥𝐻.   
3.3 Power Dissipation by the Single-junction Thermal Converter 
The resistive component of the HE of the SJTC is responsible for the Joule heat generation and 
power dissipation. Appendix B contains the technical information and datasheet of the vacuo-
junction SJCTs, where their respective DC resistance values are published. These resistance 
values correspond to certain reference temperature values of the HE within a vacuumed glass 
enclosure. The well-known relationship between the dependence of a conductor (HE in this 
case) and temperature variations is given by: 
𝑅𝐻(𝑇) = 𝑅𝐻0(𝑇0)(1 + 𝛼𝑇𝐶∆𝑇)        (3.4)  
where 𝑅𝐻 is the resistance (Ω) of the HE corresponding to a particular temperature 𝑇 (K), 
which is measured at a particular time after energising the HE by an electrical signal, 𝑅𝐻0 is 
the resistance (Ω) of the HE corresponding to the reference temperature 𝑇0 (K) measured before 
energising the HE, ∆𝑇 is the difference between temperatures 𝑇 and 𝑇0, and 𝛼𝑇𝐶 is the 
temperature coefficient of the resistivity (𝐾−1) of the HE.  
For a UHF-pattern SJTC with a 5 mA nominal current, the resistance of the Nichrome (80% 
Ni and 20% Cr) HE at a reference temperature of 𝑇0 = 293 K is 𝑅𝐻 = 90 Ω (Appendix B). 
This HE only allows a maximum of 𝐼𝑚𝑎𝑥 = 12.5 mA (250% of the nominal current) input 
current.  Any current input greater than the set threshold constitutes an energy level that could 
potentially damage or destroy the HE. It was established that the temperature rise in a 
vacuumed UHF-pattern SJTC could as high as 423 K [37] and its corresponding temperature 
coefficient of electrical resistivity is 𝛼𝐻 = +0.0001 𝐾
−1 (Appendix B). Therefore, using Eq. 
(3.4), the resistance of this Nichrome HE corresponding to the temperature rise of 423 K is 
𝑅𝐻(423 K) = 91.17 Ω, where ∆𝑇 = 130 K. The power dissipation by the HE energised to a 
maximum operating temperature by the maximum permissible current input is given by: 
𝑃𝐻𝑚𝑎𝑥 = 𝑅𝐻(423 𝐾) × 𝐼𝑚𝑎𝑥
2 = 14.25 mW       (3.5) 
This corresponds to the maximum power that the HE will dissipate if energised by a maximum 
permissible current input. Consequently, if the input signal is a voltage corresponding to a 
resistance 𝑅𝐻(423 K), i.e., 𝑉𝑚𝑎𝑥 = 𝐼𝑚𝑎𝑥 × 𝑅𝐻(423 K) = 1.14 V, the maximum power 
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dissipated by the HE because of this voltage input is also 14.25 mW. If the input current or 
voltage is set to a value greater than 12.5 mA or 1.14 V, the HE is expected to dissipate power 
greater than 14.25 mW, and this could potentially damage or destroy the HE. 
3.4 Conclusions 
In this chapter, the UHF-pattern SJTC was characterised and modelled for thermal 
characteristics. The geometry of the input circuit of the SJTC was outlined and characterised 
in preparation for modelling the thermal characteristics. The general solution governing 
temperature distribution of the HE energised by a positive DC current was established; a 
detailed derivation is included in Appendix A. The power dissipation by the HE corresponding 
to the maximum temperature rise was determined by the method of calculation for a vacuumed 
SJTC with a 5 mA nominal current. 
 
 
 
 
 
 
 
 
 
 
  
27 
 
CHAPTER 4: TRANSIENT OVERLOADS 
4.1 Introduction 
The subject of ETOs, like other electromagnetic compatibility (EMC) issues, has been studied 
and characterised. ETOs are momentary modifications of the circuit electric conditions 
resulting when the circuit transitions from one operational state to another or when 
electromagnetic coupling events occur. In the event of ETO, the voltage and/or current 
magnitude at the load exceeds the maximum input rating levels: 
𝑉𝑙𝑜𝑎𝑑=𝑉𝑚𝑎𝑥+𝑉𝑡𝑟𝑎𝑛𝑠𝑖𝑒𝑛𝑡
𝐼𝑙𝑜𝑎𝑑=𝐼𝑚𝑎𝑥+𝐼𝑡𝑟𝑎𝑛𝑠𝑖𝑒𝑛𝑡
     (4.1)  
The two most commonly known major sources of ETOs in low-voltage AC circuits are 
lightning strikes, even if the lightning strike was not direct, and the switching mechanism of 
the circuit [2][3]. Sources of ETOs are not limited to the two mentioned; any event that may 
change the circuit parameters can be considered a source of ETO. Another interesting source 
of ETO, which is very annoying, is the ESD from a charged human being, charged cable, or 
even the equipment itself. ETO events occur in a short time and often have high energy content, 
enough to cause damage (latent or catastrophic) or hinder the circuit performance. 
Since each characterising waveform contains information about the peak value, duration, and 
energy content of a particular ETO event, the waveforms characterising ETO phenomena are 
the most important properties to study. Standards defining the testing methods, testing 
environmental conditions and specifications of the commercial test equipment required to 
reproduce the standardised test waveforms have been developed over the years. The ETO 
signal waveform defined and specified, as per standard, is injected from the test equipment into 
an electronic circuit under test (CUT). The robustness of the CUT is determined by its ability 
to survive the signal waveform being tested for.  
Nowadays, simulation tools have made it possible to model different ETO signal waveforms 
using equivalent circuit models representing the tester and CUT. However, the test equipment 
may have different RLC parameter values, depending on the manufacturer’s specifications. 
Nonetheless, waveforms with predefined peak current and voltage values and their respective 
rise times provide standardisation to compensate for parameter choice by the manufacturer and 
researchers. The two most important aspects are reproducibility of the standard signal 
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waveform and the compatibility of the test equipment (i.e. failure levels being independent of 
the test equipment).  
In this chapter, switching and ESD-induced ETOs are discussed. The standards and waveforms 
characterising each ETO event are further outlined. Lastly, ETOs observed in the AC-DC 
transfer measurement system at NMISA are characterised. 
4.2 Transient Overload Sources 
4.2.1 Switching Overvoltage 
Switching ETOs are often caused by sudden changes in the circuit operating state due to 
switching of reactive (capacitive or inductive) loads and current interruptions by relays or 
circuit breakers [40]. These events are characterised by fast voltage build-up, substantially high 
energy content and high-frequency damped oscillations until the circuit reaches a new steady 
state; therefore, any electronic circuit whose design was not compensated for switching ETOs 
will be exposed to transient overvoltage (also called surge).  
4.2.1.1  Switching Transient Overload Standards 
Standardised lightning and switching ETO testing waveforms are defined and characterised in 
the ANSI/IEEE Standard C62.41.2 and IEC 61000-4-5 [2][41] standards. These standards 
provide a basis for the design and implementation of the effective TOPD(s) in low-voltage AC 
power circuits. The standardised voltage and current waveforms are produced one at a time by 
the combination wave generator when open-circuited (voltage measurements) and when short-
circuited (current measurements). The open-circuit voltage has a rise time of about 1.2 µs 
(±30%) and a half value duration of about 50 µs (±20%), whereas the short-circuit current 
waveform has a rise time of about 8 µs (±20%)  and a half value duration of about 20 µs 
(±20%). The major difference between the ANSI/IEEE Standard C62.41.2 and IEC 61000-4-
5 standards is that the ANSI/IEEE Standard C62.41.2 does not define the negative undershoot 
of short-circuit current (for a positive ETO), which is defined in the IEC 61000-4-5 having a 
maximum peak of about 30% of the positive peak [41].  
4.2.1.2  IEC 61000-4-5 Standard 
For a certain test voltage level, the maximum peak current delivered by an IEC 61000-4-5 
standard combination wave generator with an impedance of 2 Ω is always half of the applied 
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test voltage level, e.g., a test voltage level of 0.5 kV will deliver a peak current of 0.25 kA 
[42]. The equivalent electrical circuit model representing the IEC 61000-4-5 standard 
combination wave tester is presented in Figure 4.1. The model parameters are tuned to produce 
the standardised current or voltage waveforms. The HV source is a high-voltage source for the 
charging network, 𝐶𝑆𝑡𝑜𝑟𝑒 is the voltage charge storing capacitor of the testing equipment, 
𝐿𝑅𝑖𝑠𝑒−𝑡𝑖𝑚𝑒 is the rise time tuning inductor, and 𝑅𝐶𝐻, 𝑅𝑀𝑎𝑡𝑐ℎ𝑖𝑛𝑔, and 𝑅1 and 𝑅2 are the charging, 
matching, and impulse shaping resistors, respectively. The discharging network is complete 
only when the switch is in position 2. 𝑅𝐿𝑜𝑎𝑑 is in the order of infinite-ohms for open-circuit 
voltage measurements and in the order of a few milliohms for short-circuit current 
measurements. 
R2 
LRise-time RMatching 
CStore R1 
RCH 
RLoad HV Source
1 2
Switch
 
Figure 4.1: Equivalent electrical circuit model of the IEC 61000-4-5 standard combination 
wave generator 
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Figure 4.2: Standard waveforms produced by the IEC 61000-4-5 standard combination wave 
generator: (a) short-circuit current, and (b) open-circuit voltage 
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4.2.2 Electrostatic Discharge 
ESD is defined in the IEC 61000-4-2 ESD standard as the transfer of static electric charge 
between objects with different electrostatic potential either in close proximity or direct contact 
[4]. Almost every person has experienced a shock when touching a doorknob after walking on 
a non-ESD compensated floor, or when touching the outer surface of a motor vehicle 
immediately after rising from a cloth vehicle seat, or when discharging through a metal piece 
after accumulating static charges by either triboelectric charging or electrostatic charge 
induction. The amount of energy produced by a single discharge event is enough to cause 
damage or destruction to a component or system (especially semiconductor integrated circuits 
(ICs)) not protected from ESD. Static charging may take longer, but discharge occurs very fast, 
approximately in the nano-second time scale. Therefore, ESD can be thought of as a single shot 
of non-oscillatory high-energy inrush current with a fast rise time and moderately long duration 
and can be classified as an impulsive ETO [43].  
4.2.2.1  Electrostatic Discharge Immunity Standards 
ESD immunity test standards have been developed with the mandate to establish electronic 
circuit immunity by implementing electronic products’ reliability test methods, where 
electronic components or systems are exposed to predefined or standardised ESD current 
waveforms to test for their survival. These tests are necessarily performed in the production 
environment and this greatly reduces the number of product returns by customers owing to 
ESD failure in the end-user environment. Two classes of standards have been developed, the 
component-level and the system-level test standards [44]. The component-level ESD standards 
reproduce the ESD current waveforms that may occur in the product manufacturing and 
assembly environment. The most commonly used of these include: 
 Human-body-model (HBM) – which was the first component-level ESD standard 
developed with the military standard MIL-STD-883. The discharge is from a charged 
human being into an electronic circuit or component through a fingertip. The MIL 
standard does not adequately specify the HBM tester; therefore, it is no longer 
recommended for use. However, the ANSI-ESD and JEDEC-JESD22 standards offer 
better approximation to the model specifications [45]. 
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 Machine-model (MM) – developed as an extension, “worst-case”, of the HBM by the 
Japanese car industry. It is now popular in the automotive industry [45]. The discharge 
is from a charged metallic object or machine into an electronic circuit by direct contact.  
 Charged-device-model (CDM) – the component under test accumulates static charges 
and discharges through its grounding network.  
The system-level ESD standards reproduce the ESD current waveforms that may occur in the 
system manufacturing and assembly environment and extend over to an uncontrolled end-user 
environment (handling or use of an electronic system). The most commonly used ones include: 
 IEC 61000-4-2 – also known as ESD gun, replicates the HBM standard discharges into 
a system. It accounts for both direct contact discharge and proximity discharge (also 
known as air discharge). 
 Human-metal-model (HMM) – used to qualify a component exposed to the system-
level ESD test; therefore, it is the component-level equivalent of the IEC 61000-4-2 
standard test. However, the grounding of the HMM tester is not the same as that of the 
IEC 61000-4-2 standard. 
 Cable-discharge-event (CDE) model – most popular in communication cables and 
systems and occurs when a previously charged cable (usually charged during handling) 
is connected to an electronic system. 
4.2.2.2  Human Body Model vs. IEC 61000-4-2 
The HBM and IEC 61000-4-2 standards both reproduce the ESD current waveforms of a 
charged human being discharging into an electronic CUT. Apart from that, they are at 
component-level and system-level, respectively. The differences between these standards are 
observed in the shape of the current waveforms delivered by their respective test equipment, 
as shown in Figure 4.3. Only one peak is observed in the HBM standard waveform (as seen in 
Figure 4.3(a)), whereas more current peaks are observed in a single current waveform delivered 
by the IEC 61000-4-2 standard (Figure 4.3(b)). The HBM standard current waveform has a rise 
time of about 10 ns and a half value duration of about 150 ns, whereas the current waveform 
of the IEC 61000-4-2 standard has a rise time of about 0.7 to 1 ns and a half value duration of 
less than 100 ns [45][46]. Table 4.1 presents a comparison of the current peak values 
corresponding to certain standard voltage test levels.  
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Figure 4.3: ESD current waveforms: (a) HBM current discharge waveform, and (b) IEC 
61000-4-2 ESD current discharge waveform 
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Table 4.1: Comparisons of the maximum current delivered by HBM and IEC 61000-4-2 ESD 
standard testers, per voltage test level 
Applied Voltage (kV) 
Peak Current (A) 
HBM IEC 61000-4-2 
2 1.33 7.50 
4 2.67 15.0 
6 4.00 22.5 
8 5.33 30.0 
 
Figure 4.4(a) presents a general charging and discharging circuit model used for simulation of 
ESD current waveforms. To represent the dynamic behaviour of the simulation model of the 
test equipment, parasitic elements of both the test equipment and electronic CUT are included 
(Figure 4.4(b) and (c) of the HBM and IEC 61000-4-2 standards, respectively). Prior to 
discharge, the switch in Figure 4.4(a) is in position 1 and the capacitor 𝐶𝐸𝑆𝐷 (representing the 
body of a human being) is charged to a certain voltage level by an HV source through a high-
value charging resistor 𝑅𝐸𝑆𝐷−𝐶𝐻. This circuit represents a human being charging by either 
triboelectric charging or electrostatic charge induction methods. At the instance where a 
discharge is initiated (touching the CUT with a finger-tip), the switch is assumed to be in 
position 2 and 𝐶𝐸𝑆𝐷 is discharged into the CUT through a series resistor 𝑅𝐸𝑆𝐷, representing the 
resistance of the human skin. This circuit represents a charged human being discharging into a 
CUT through a fingertip.  
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Figure 4.4: Electrical equivalent circuit models for simulations of the ESD current discharge 
waveform: (a) general ESD current discharge circuit model, (b) HBM ESD current discharge 
circuit model [44], (c) IEC 61000-4-2 ESD current discharge circuit model [44] 
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4.2.2.2.1 Human Body Model 
The HBM circuit model shown in Figure 4.4(b) is a fourth-order lumped element model [47], 
which accounts for the dynamic behaviour introduced by the parasitic components of the test 
equipment and test board. The analytical solution for the discharge current was difficult to 
obtain and significant deviations were encountered owing to the complexity of the circuit 
model. Amerasekera and Verweij reviewed the model and calculated the discharge current of 
the HBM circuit model neglecting the parasitic capacitances 𝐶𝑆 and 𝐶𝐿  [47]. The discharge 
current was calculated as: 
𝑖𝑒𝑠𝑑(𝑡) = 𝑉𝑒𝑠𝑑𝐶𝐻𝐵 (
𝜔0
2
√𝛼𝐻𝐵
2 +𝜔0
2
) 𝑒−𝛼𝐻𝐵𝑡 sinh (𝑡√𝛼𝐻𝐵
2 + 𝜔0
2)   (4.2)  
with the damping coefficient 𝛼𝐻𝐵 =
𝑅𝐻𝐵+𝑅𝐿
2𝐿𝐻𝐵
 and the natural frequency 𝜔𝑜
2 =
1
𝐿𝐻𝐵𝐶𝐻𝐵
 given 
that 𝛼𝐻𝐵 > 𝜔0, where 𝐶𝐻𝐵, 𝑅𝐻𝐵 and 𝑉𝑒𝑠𝑑 are the human body parameters (capacitance (F), 
resistance (Ω), and the initial voltage of the body charge (V), respectively), 𝐿𝐻𝐵 is the parasitic 
inductance (H) included to provide the desired rise time, 𝑅𝐿 is the load resistance (Ω) and 𝑡 is 
the time (s). The solution provided in Eq. (4.2) is still not satisfactory, since it does not account 
for the influence of the parasitic capacitances [47]. This led to the development of a generalised 
expression for the HBM fourth-order lumped element model discharge current, which allows 
analytical fitting to be performed on data obtained experimentally and further extracts parasitic 
elements of the tester used [47]: 
𝑖𝑒𝑠𝑑(𝑡) = 𝐴1𝑒
−
𝑡
𝜏𝑒𝑠𝑑1 + 𝐴2𝑒
−
𝑡
𝜏𝑒𝑠𝑑2 + 𝐴3 cos(𝜔𝑒𝑠𝑑𝑡 − 𝜑𝑒𝑠𝑑) 𝑒
−
𝑡
𝜏𝑒𝑠𝑑3   (4.3)  
where 𝑡 is the time, 𝐴1, 𝐴2 and 𝐴3 are amplitudes, 𝜏𝑒𝑠𝑑1, 𝜏𝑒𝑠𝑑2 and 𝜏𝑒𝑠𝑑3 are the time constants, 
𝜔𝐻𝐵 is the natural frequency, and 𝜑𝑒𝑠𝑑 is the phase. Maloney [48] also developed an analytical 
method for the fourth-order lumped element model using the LT technique and extracted 
parasitic elements of a tester.  
4.2.2.2.2 IEC 61000-4-2 
Figure 4.4(c) presents an equivalent circuit model of an ESD gun, which is used to simulate 
the IEC 61000-4-2 ESD standard. The Heildler’s function describes the idealised current 
waveform precisely [4][49]: 
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𝑖𝐼𝐸𝐶(𝑡) =
𝑖𝐼𝐸𝐶1
𝑘1
(
𝑡
𝜏𝐼𝐸𝐶1
)
𝑛𝐼𝐸𝐶
1+(
𝑡
𝜏𝐼𝐸𝐶1
)
𝑛𝐼𝐸𝐶 𝑒
𝑡
𝜏𝐼𝐸𝐶2 +
𝑖𝐼𝐸𝐶2
𝑘2
(
𝑡
𝜏𝐼𝐸𝐶3
)
𝑛𝐼𝐸𝐶
1+(
𝑡
𝜏𝐼𝐸𝐶3
)
𝑛𝐼𝐸𝐶 𝑒
𝑡
𝜏𝐼𝐸𝐶4   (4.4)  
where  
 𝑡 is the time (s),  
 𝑖𝐼𝐸𝐶1 = 16.6 A and 𝑖𝐼𝐸𝐶2 = 9.3 A are the currents corresponding to the second 
IEC61000-4-2 standard test level with a +4 kV ESD,  
 𝑘1 = 𝑒
−
𝜏𝐼𝐸𝐶1
𝜏𝐼𝐸𝐶2
(
𝑛𝐼𝐸𝐶𝜏𝐼𝐸𝐶2
𝜏𝐼𝐸𝐶1
)
1
𝑛𝐼𝐸𝐶
 
 and 𝑘2 = 𝑒
−
𝜏𝐼𝐸𝐶3
𝜏𝐼𝐸𝐶4
(
𝑛𝐼𝐸𝐶𝜏𝐼𝐸𝐶4
𝜏𝐼𝐸𝐶3
)
1
𝑛𝐼𝐸𝐶
 
 are the correction factors 
of the amplitude,  
 𝜏𝐼𝐸𝐶1 = 1.1 ns, 𝜏𝐼𝐸𝐶2 = 2 ns, 𝜏𝐼𝐸𝐶3 = 12 ns and 𝜏𝐼𝐸𝐶4 = 37 ns are the time constants, 
and 
 𝑛𝐼𝐸𝐶 = 1.8. 
4.3 Transient Overloads in the AC-DC Transfer Measurement System 
ETOs could be coupled into the AC-DC transfer measurement system through several methods. 
Figure 4.5 presents the possible ETO stress propagation paths in the AC-DC transfer 
measurement system. Every HI (positive) connector provides a potential path for ESD-induced 
transient overload stress, whereas the LO (negative) connectors only divert the stress to the 
ground since they are connected to earth. 
 The switching mechanism of the electromagnetic relay used to toggle between the AC 
and DC input quantities during the measurement process has the potential of generating 
switching ETO. When the switch is connected to the AC output of the programmable 
source, the frequency-dependent reactance of the load becomes significant; therefore, 
the AC source is more likely to produce ETOs than the DC source. The measurement 
system is also capable of generating ETOs as a result of internal events such as 
malfunctioning connections, arcs, and so on. The stress can propagate into the load, 
comprising the REF and UUT connected through a split-type T-adapter, which ensures 
the symmetry of the signal observed at both units.  
 Laboratory personnel, whose body and/or clothes have accumulated electrostatic 
charges by either triboelectric charging or electrostatic charge induction, could 
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discharge onto the transfer measurement standard or the transfer measurement system 
by handling equipment before discharging all the accumulated electrostatic charges. 
Frequent handling of connecting cables also creates a chance of charging the cable and 
connecting a component or system to this cable will then initiate a discharge. ESD-
induced ETO stresses usually enter the system through the connection points and the 
stress propagation path depends on the point of discharge; however, it is most likely 
that the bulk of the stress energy will take the path with low impedance. If the discharge 
is onto a TS that is isolated from the system, the stress will propagate through the 
component to its grounding network.   
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Figure 4.5: Transient overload stress propagation in the automated AC-DC voltage transfer 
measurement system 
4.4 Conclusions 
In this chapter, a literature review about ETOs was presented. Switching- and ESD-induced 
ETOs were also discussed in detail. The standards and waveforms characterising each ETO 
event were further outlined. Lastly, ETOs and their propagation paths observed in the AC-DC 
transfer measurement system at NMISA were characterised. 
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CHAPTER 5: TRANSIENT OVERLOAD PROTECTION DEVICES 
5.1 Introduction 
ETOs have been studied and characterised for many decades, therefore the design engineers 
are familiar with this class of EMC and often compensate for them in their designs. Most 
electronic devices, including electrical systems and appliances used in households, have 
internal TOPDs or circuits embedded; however, in some cases, these protection measures do 
not offer enough protection. In such cases, the addition of external protection measures at the 
input circuitry of the device being protected is essential. Various devices and techniques are 
readily available as protection solutions. The p-n junction semiconductor properties of TVSs 
make them the most advanced and suitable devices for this application [5].  
The clamp-type TOPDs used in this work are well suited for the application of this study, since 
they have a faster response time and better energy-handling capability than their alternatives. 
Protection against ESD-induced ETOs can be achieved by controlling the working environment 
or implementing antistatic workstations; however, in cases where ESD can be avoided by using 
a ground strap or by discharging before handling the electronic equipment [50], human beings 
tend to forget. Therefore, it is desirable to implement additional protection measures using 
TVS(s). The standard 1.2/50 µs open-circuit voltage, 8/20 µs short-circuit current, 10/1000 µs 
long exposure, and the HBM/IEC 61000-4-2 testing waveforms, characterised in Chapter 4, 
are the most commonly used standards for the determination of TOPDs’ robustness against 
ETOs. 
This chapter starts by describing the properties of p-n junction semiconductor TVSs and their 
application as TOPDs. The physical and electrical properties of the TVS diode, Zener diode, 
and the MOV are then presented. Lastly, protection techniques using TVSs are discussed. 
5.2 P-N Junction 
Semiconductor devices are characterised by at least one junction between their p-type and n-
type materials, called the p-n junction, which is fabricated using several semiconductor 
fabrication technologies such as photolithography, ion implantation and other thermal methods 
[5]. Figure 5.1 presents the electrical characteristics of a single p-n junction semiconductor 
device under both forward and reverse bias operation. Under reverse bias, the width of the p-n 
junction widens, which means that the potential barrier also increases. An electromotive force 
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needs to be applied to create an electric field sufficient to break the potential barrier and initiate 
charge tunnelling in the depletion region of the p-n junction. However, a small amount of 
charge transfer is observed because of the temperature dependencies of the charge generation 
in the junction. Therefore, under reverse bias, the junction presents high impedance (high 
potential barrier), which results in an almost constant small current conduction, called 
saturation or leakage current, until a certain breakdown voltage is reached. Once the breakdown 
voltage is reached (potential barrier crossed), the junction presents low impedance, which 
results in a dramatic current increase with an almost constant voltage, called the clamping 
voltage. Therefore, these electrical characteristics of the p-n junction make it suitable for 
application as TOPD. The total current flowing through the p-n junction is expressed as [51]: 
𝐼 = 𝐼𝑙𝑒𝑎𝑘 (𝑒
𝑉𝑎𝑝𝑝
𝑛𝑚𝑉𝑡ℎ − 1)    (5.1)  
where 𝐼𝑙𝑒𝑎𝑘 is the reverse leakage current, 𝑉𝑎𝑝𝑝 is the biasing voltage applied to the junction, 
𝑉𝑡ℎ is the thermal voltage corresponding to 26 mV at room temperature, and 𝑛𝑚 is the material 
constant. 
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Figure 5.1: Electrical characteristic curve of a biased p-n junction semiconductor 
The conduction point of a p-n junction under bias is determined by either the Zener effect or 
avalanche multiplication [52]. The former is observed in heavily doped p-n junctions where 
only a small amount of biasing voltage is required to generate an electric field to cause 
tunnelling, since the junction width is narrow, whereas the latter is observed on lightly doped 
p-n junctions owing to charge multiplication caused by collision ionisation. 
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5.3 Transient Voltage Suppressor Devices 
Clamp-type TVSs are a class of TOPDs with nonlinear impedance characteristics [53]. At a 
voltage level below the maximum permissible input, the TVS is found to be in a high-
impedance mode and it is ideally not conducting. However, since the TVS is not ideal, a small 
amount of current (called the leakage current, corresponding to a certain leakage voltage) is 
conducted through the TVS. At a voltage level above the maximum permissible input of the 
protected circuit, the TVS is found to be in low-impedance mode and starts to conduct. The 
voltage at which a TVS starts to conduct is called the breakdown voltage. A high-current build-
up through the TVS is observed and only a small amount, equal to the maximum permissible 
input of the protected load, is conducted to the load. The voltage across the TVS, called the 
clamping voltage, stays relatively constant and applies to the load. Figure 5.2 presents a 
simplified protection mechanism of a clamp-type TVS device. Most of the ETO current is 
diverted away from the protected load to the ground through the TVS and the voltage is 
clamped to a safer level. 
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Figure 5.2: Simplified schematic diagram of a transient voltage suppression protection 
measure 
The most commonly used TVS devices, because of their superior response, are the clamp-type 
TVSs such as the TVS diode, Zener diode, and the MOV. 
  
42 
 
5.3.1 Transient Voltage Suppressor Diode 
A TVS diode is a solid-state single p-n junction voltage clamping device used to protect 
electronic circuits from ETOs, especially ESD-induced ETOs [54]. The TVS diode is 
characterised by lightly doped p-n materials and a wide p-n junction, which allows it to conduct 
more transient current and absorb more transient energy, better than the Zener diode, but not 
better than the MOV. However, the width of the junction presents a limitation in the conduction 
mechanism: the avalanche multiplication effect is observed at a higher clamping voltage that 
results in slower response time compared to the Zener diode. The TVS diode is manufactured 
as either unidirectional or bidirectional (for protection against ETOs of both polarities) and also 
as axial leaded or surface-mount packages [55].  
Figure 5.3 presents the electrical current-voltage (I-V) characteristics of a unidirectional TVS 
diode. The diode offers the desirable voltage-clamping characteristics when operated in reverse 
bias mode and its I-V characteristics are similar to those of a Zener diode [56]. Figure 5.4 
presents the equivalent circuit model representing the unidirectional TVS diode in all regions 
of operation. Three regions of operation are observed and accounted for in the reverse bias 
TVS diode macro-model: 
1) Leakage-current region, which occurs before the diode breakdown or the conducting 
voltage point is reached. This region is characterised by small leakage current 𝐼𝐿 (shown 
in Figure 5.4), which could be attributed to the temperature dependence of the p-n 
junction, and modelled by a series combination of the diode inductance 𝐿𝑇𝑉𝑆 and a high-
value resistor 𝑅𝐿.  
2) Breakdown region, which is observed after the breakdown voltage is reached. This 
region is characterised by a drastic breakdown current increase through the TVS diode 
p-n junction and a nearly constant voltage which is called the clamping voltage and 
expressed as [57]: 
𝑉𝐶 = 𝑉𝐵𝑅 + 𝑉𝐷𝐵𝑅 + 𝐼𝑃𝑃𝑅𝑍 + 𝐿𝑇𝑉𝑆
𝑑𝐼𝑃𝑃
𝑑𝑡
   (5.2)  
where 𝑉𝐵𝑅 is the breakdown voltage (V), 𝑉𝐷𝐵𝑅 is the voltage of the breakdown avalanche 
diode (𝐷𝐵𝑅, typically 0.7 V), 𝐼𝑃𝑃 is the maximum reverse peak pulse current (A), 𝑅𝑍 is the 
low-value dynamic resistance (Ω) of the diode breakdown and 𝐿𝑇𝑉𝑆 is the inductance (H) 
of the diode. Figure 5.4 presents the modelling network of the TVS diode in this region. 
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𝐼𝐵𝑅 is the current through the TVS diode when conducting in the reverse-bias breakdown 
region. 
3) The high-current region, which occurs when the maximum permissible ratings of the 
diode are exceeded. In this region, the diode is most likely to be destroyed and becomes 
a conducting wire (short circuit fail mode). 
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Figure 5.3: I-V characteristics of the TVS diode 
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Figure 5.4: Equivalent electrical macro-model of a unidirectional TVS diode  
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5.3.2 Zener Diode 
A Zener diode is a solid-state single p-n junction device initially developed for voltage 
regulation [58]; however, because of its ability to clamp transient voltages when operated in 
reverse-bias mode, it is rather used as a TOPD in many applications where ETO protection is 
required. The p-n materials of the Zener diode are heavily doped; thus, the width of the junction 
is narrow, which allows charges to tunnel easily between the p-n junction sides. This means 
that the Zener diode turns on much faster and therefore has a lower clamping voltage compared 
to the TVS diode and the MOV. However, one limitation associated with its performance is 
that the narrow p-n junction can only allow a small amount of transient current through before 
it overheats. This makes its energy absorption capability lower compared to the TVS diode and 
the MOV. The I-V characteristics of a Zener diode are presented in Figure 5.5. Three regions 
of operation are observed in the reverse bias mode as presented by the macro-model (shown in 
Figure 5.6):  
1) Leakage-current region, before the breakdown voltage. This region is modelled by a 
high-value resistor 𝑅𝐿, where 𝐼𝐿 is the leakage current (A). 
2) Breakdown-region, characterised by a rapid current increase and a nearly constant 
voltage called the clamping voltage 𝑉𝐶, which can be expressed as 
𝑉𝐶 = 𝑉𝑍 + 𝑉𝐷𝐵𝑅 + 𝐼𝑍𝐷𝑅𝑑    (5.3)  
where 𝑉𝑍 is the Zener voltage (V) (measured at test current 𝐼𝑍𝐷 (A)), 𝑉𝐷 is the forward 
voltage of an avalanche diode (typically 0.7 V) and 𝑅𝑑 is the dynamic resistance (Ω) of the 
Zener diode. The modelling network is presented in Figure 5.6, where 𝐼𝐵𝑅 is the breakdown 
current. 
3) The high-current region, which is modelled by the 𝑅𝑀 and 𝐼𝑀 network of the Zener 
diode macro-model in Figure 5.6. Similar to the TVS diode, in this region, the diode is 
most likely to be destroyed and to become a conducting wire (short-circuit fail mode). 
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Figure 5.5: I-V characteristics of a Zener diode 
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Figure 5.6: Zener diode SPICE macro-model 
5.3.3 Metal-oxide Varistor 
A MOV, also referred as to Zinc-oxide varistor or voltage-controlled resistor, is a multi p-n 
junction TOPD with nonlinear voltage-current (V-I) characteristics, similar to a back-to-back 
Zener diode [55]. It has a high energy absorption capability, attributed to multiple p-n junctions 
distributed throughout the device, compared to the TVS diode and the Zener diode. However, 
one limitation attributed to its performance is that high bias voltages must be applied to break 
the potential barriers in each of the p-n junctions before the device can fully conduct transient 
current. This results in a higher clamping voltage, and thus a slower response. Furthermore, the 
device has higher thermally generated leakage currents [59], and this is also attributed to 
multiple junctions.  
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The device is also defined for three regions of operation, as shown in the voltage-current (V-I) 
characteristics of MOV in Figure 5.7(a). The equivalent electrical model of the operation of 
the MOV is presented in Figure 5.7(b), with the complete circuit model, and the simplified 
circuit model for each region of operation [60]. The model parameters are as follows: 𝐿𝑀𝑂𝑉 is 
the inductance of the varistor leads, 𝐶𝑀𝑂𝑉 is the capacitance between the two terminals of the 
varistor, 𝑅𝑂𝐹𝐹  is a high resistance used to model the MOV in the leakage current region, 𝑅𝑀𝑂𝑉 
is the nonlinear MOV resistance used to model the MOV in the normal operating region and 
𝑅𝑂𝑁  is a low bulk resistance used to model the MOV in a high-current or upturn region. 
1) The leakage-current region, which is characterised by high impedance and small 
temperature-dependent leakage current, is observed when the MOV is supposedly in 
the nonconducting state. 
2) The normal MOV operation region, which is characterised by a nonlinear resistance 
𝑅𝑀𝑂𝑉,  is defined by the power law: 
𝐼𝑀𝑂𝑉 = 𝑘 × 𝑉𝑀𝑂𝑉
𝛼𝑀𝑂𝑉     (5.4)  
where 𝐼𝑀𝑂𝑉 is the current through the device, 𝑘 is the device constant, 𝑉𝑀𝑂𝑉 is the 
voltage across the device (V) and 𝛼𝑀𝑂𝑉 =
log(
𝐼2
𝐼1
)
log(
𝑉2
𝑉1
) 
 is the nonlinearity degree of 
conduction.  
This nonlinear resistance is also defined using the interpolation formula, which 
accounts for the transition regions [61]: 
log(𝑉𝑀𝑂𝑉) = 𝐵1 + 𝐵2 log(𝐼𝑀𝑂𝑉) + 𝐵3𝑒
−log(𝐼𝑀𝑂𝑉) + 𝐵4𝑒
log(𝐼𝑀𝑂𝑉)  (5.5)  
where 𝐼𝑀𝑂𝑉 is the current (A) through the device, 𝑉𝑀𝑂𝑉 is the voltage (V) across the 
device and the interpolation parameters 𝐵1 through 𝐵4 are specified by the manufacturer 
for each MOV type. 
3) The upturn or high-current region occurs when the MOV ratings are exceeded, thus, 
the device is most likely a conducting wire. 
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Figure 5.7: (a) V-I characteristics of MOV (must be on a log-log scale), (b) Equivalent 
electrical circuit model of MOV 
5.4 Protection Strategies 
The one limitation presented by all the TVSs is that when used individually, either a fast 
response or high energy absorption is achieved, but not both. However, a combination of these 
devices to achieve both functions is attractive [56][62]. Implementation of multi-stage TOPM, 
as shown in Figure 5.8, could offer effective protection against ETOs [1][63][64]. A MOV is 
implemented in the first stage, because of its high energy absorption capability, then followed 
by back-to-back Zener diodes, since these have a faster response time. A bidirectional TVS 
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diode with an array of steering diodes is implemented in the last stage of the TOPM to help the 
Zener diodes with the absorption of the transient energy before the MOV turns on. This 
technique, compared to individual implementation, theoretically meets the requirements for an 
effective ETO protection design. The transient energy is distributed across the TOPDs with the 
first stage TOPD absorbing most of the transient energy. This transient energy distribution 
ensures that the protection devices also protect one another against overheating as a result of 
large and long transient current exposure.  
Stage 1
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Bidirectional 
TVS diode with 
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Back-to-back
Zener 
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Electrical 
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Negative 
Transient 
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Figure 5.8: Typical multi-stage transient overload protection module 
In reality, a device with a fast response and low energy absorption capacity tends to turn on 
and be exposed to higher energy for a duration long enough to drive it to overheating before a 
device with a slow response and higher energy absorption capability turns on; therefore, 
selection of the TOPD must be done thoroughly and additional current limiting devices such 
as a fuse or resistor may be added in series with the TOPD. Furthermore, this technique tends 
to have an impact on the signal attenuation if the protection is applied in communication lines 
[63]. However, Casey suggested that this effect is caused by the voltage dependence of the 
protection device capacitance and proposed a method of applying a bias voltage to the 
protection device to make the capacitance of the protection device less dependent on the 
applied voltage [65].  
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5.5 Conclusions 
In this chapter, the properties of the p-n junction semiconductor TVSs and their application as 
TOPD were presented. The impedance characteristics and electrical properties of the TVS 
diode, Zener diode, and the MOV were then discussed. Lastly, protection techniques using 
TVSs and possible advantages and limitations of implementing these protection techniques 
were discussed. 
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CHAPTER 6: RESEARCH METHOD 
6.1 Introduction 
Mathematical and simulation analysis and experimental analysis were carried out to determine 
the response of a 5 mA nominal current rated UHF-pattern SJTC to switching- and ESD-
induced ETOs (in accordance with the IEC 61000-4-5 and IEC 61000-4-2 standards, 
respectively). Analyses were carried in the presence and absence of a protection device 
implemented between the source of ETOs and the SJTCs.  
This chapter presents the method used for the analysis of the response of the SJTC to ETOs 
when the protection measures are not implemented and when they are implemented.  
6.2 Mathematical and Simulation Modelling Method 
A sine wave source with 500 kHz frequency was used to supply the SJTC HE with the specified 
operating signal through a 𝑅𝐿 = 1 Ω wire. The ETO sources (IEC 61000-4-5 switching and 
IEC 61000-4-2 ESD) were coupled onto the line to apply a transient signal to the HE input. 
The response of the UHF-pattern SJTC was determined for two cases:  
Case 1: No TOPD was implemented across the input circuit of the SJTC, as presented in 
Figure 6.1. 
Case 2: This was similar to Case 1, but with the TOPD(s) implemented as a shunt across 
the SJTC input circuit, as shown in Figure 6.2. In this case, each of the TOPDs was 
implemented individually to determine its performance and the effect of implementing an 
individual protection measure, and after that different TOPDs were integrated into a multi-
stage circuit to determine its performance and the effect of implementing a hybrid 
protection measure.  
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(b) 
Figure 6.1: Case 1 model configuration: (a) IEC 61000-4-5 standard ETO coupled into a 
line, and (b) IEC 61000-4-2 ESD standard ETO coupled into a line 
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(b) 
Figure 6.2: Case 2 model configuration: (a) IEC 61000-4-5 standard ETO coupled into a line 
with protection, and (b) IEC 61000-4-2 ESD standard ETO coupled into a line with 
protection 
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6.2.1 Modelling Networks 
6.2.1.1 Switching- and ESD-induced Transient Overload Modelling Networks 
The signal waveforms produced by simulating equivalent circuit models of the IEC 61000-4-5 
and IEC 61000-4-2 standards were validated using the mathematical models. Since the model 
parameters are dependent on the manufacturer’s specifications of the ETO test equipment, the 
parameters of the equivalent circuit models of the switching ETOs and ESD from a charged 
member of the laboratory personnel were tuned to reproduce the waveforms that meet the 
requirements specified by their respective standards. In both models, prior to the discharge (at 
the instance 𝑡 < 0 s), the respective energy-storing capacitors were assumed to have been 
charged to the desired test voltage levels and were discharged on to the tested circuit models at 
the instant when 𝑡 = 0 s.  
The standard modelling networks were also described using the LT technique by converting 
them into a complex frequency (𝑠 = 𝑗𝜔) domain, and then converting the solutions for current 
and voltage into the time domain using the inverse Laplace transform (ILT) technique. The 
modelling networks were also implemented in Cadence Capture and simulated in Cadence 
PSpice to verify the solutions implemented using LT mathematical analysis. 
6.2.1.1.1 IEC 61000-4-5 Standard Model 
The equivalent electrical circuit model of the IEC 61000-4-5 standard given in Figure 6.3(a) 
was simplified to ease the mathematical analysis. Figure 6.3(b) presents its transformed 
network, which was used for mathematical analysis. The model parameters are presented in 
Table 6.1. The initial conditions for the current through the inductor and the voltage across 
capacitors are: 𝑖𝐿𝑅(0) = 0 and 𝑣𝐶𝑆(0) = 𝑉𝑖 = 530 V. 
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Figure 6.3: IEC 61000-4-5 standard modelling network: (a) standard circuit model, and (b) 
Laplace transformed circuit model 
 
 
 
 
  
55 
 
Table 6.1: Values of the IEC 61000-4-5 standard circuit model parameters 
Model Parameter Value  
𝐶𝑆 8 µF 
𝐿𝑅 7.2 µH 
𝑅1 25 Ω 
𝑅2 12 Ω 
𝑅𝑀 1.11 Ω 
𝑅𝐿 
1 mΩ for short-circuit current measurements 
10 MΩ for open-circuit voltage measurements 
 
6.2.1.1.2 IEC 61000-4-2 Standard Model 
Similar to the IEC 61000-4-5 standard, the equivalent electrical circuit model of the ESD 
induced ETO presented by the IEC 61000-4-2 standard given in Figure 6.4(a) was adopted 
from the literature and its transformed network is presented in Figure 6.4(b), which was used 
for mathematical analysis. The impedances (Ω) are:  
𝑍𝐺(𝑠) =
1
𝐶𝐺𝑠
(𝑅𝐺+𝐿𝐺𝑠)
1
𝐶𝐺𝑠
+𝑅𝐺+𝐿𝐺𝑠
      (6.1) 
𝑍𝐼𝐸𝐶(𝑠) =
1
𝐶𝐼𝐸𝐶𝑠
+
1
𝐶𝑝𝑠
(𝑅𝐼𝐸𝐶)
1
𝐶𝑝𝑠
+𝑅𝐼𝐸𝐶
+ 𝐿𝐼𝐸𝐶𝑠     (6.2) 
𝑍𝐿(𝑠) = 𝑅𝐿             (6.3) 
The initial conditions for the current through the inductor and the voltage across capacitors are 
presented in Table 6.2. The model parameters are presented in Table 6.3. 
Table 6.2: Initial conditions for the current through the inductor and the voltage across 
capacitors in the IEC 61000-4-2 standard ESD modelling network 
Parameter Value 
𝑖𝐿𝐺(0) = 𝑖𝐿𝐼𝐸𝐶(0)  0 
𝑣𝐶𝐺(0) = 𝑣𝐶𝑆(0) 0 
𝑣𝐶𝐼𝐸𝐶(0) = 𝑉𝑖 8 kV 
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Figure 6.4: IEC 61000-4-2 standard ESD modelling network: (a) standard circuit model, and 
(b) Laplace transformed circuit model 
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Table 6.3: Values of the IEC 61000-4-2 standard circuit model parameters 
Model Parameter Value  
𝑅𝐼𝐸𝐶 330 Ω 
𝑅𝐺   40 Ω 
𝑅𝐿 2 Ω, for short circuit current measurements 
𝐿𝐼𝐸𝐶    0.16 µH 
𝐿𝐺   1.6 µH 
𝐶𝐼𝐸𝐶  150 pF 
𝐶𝐺 18 pF 
𝐶𝑃 2 pF 
 
6.2.1.2 SJTC Modelling Network 
As seen in Chapter 3, where the UHF-pattern SJTC was modelled for thermal response, no 
special care was needed for the SJTC output circuit (consisting of the thermocouple and output 
lead wires). The HE was modelled using an equivalent electrical circuit model presented by a 
parallel combination of heater stray capacitance and a stray inductance in series with heater 
energy dissipating resistance [66][67][68][69]. It was established that at low frequencies, the 
reactance of the HE stray components does not influence the AC-DC difference measurements 
of the SJTC, and only at high frequencies does the stray reactance influence the AC-DC 
difference measurements. This behaviour is similar to that of a non-ideal wire-wound resistor 
[70]; therefore, the HE of a UHF-pattern SJTC is suitable for modelling like a real resistor, 
represented by the simplified equivalent circuit model in Figures 6.1 and 6.2.  
The conductive input lead wires could be modelled as a transmission line, represented by 
distributed electrical parameters (series resistance and inductance of the wire, and shunt 
capacitance and conductance between line and ground wires) per unit length. However, they 
can be regarded as a lossless transmission line, since they are of a shorter length. In the AC-
DC transfer measurements, Joule heating occurs almost entirely in the HE only [34]; thus, the 
power dissipation on the conductive wires can be ignored. However, since the sources of ETOs 
used in this work are signals with high frequency, the inductance of the wires could contribute 
to signal attenuation. For the purpose of this work, the effect of the properties of the lead wires 
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on the ETO signals was assumed to be negligible. The electrical parameters of the SJTC test 
unit studied in this work are presented in Table 6.4.  
Table 6.4: Electrical parameters of the UHF-pattern SJTC units used in this study [71] 
Unit Heater Resistance (Ω) Capacitance (pF) Self-Inductance (nH) 
5 mA 90 ± 9 0.3 26.0 
 
6.2.1.3 Modelling Networks of TVS Devices  
The mathematical analysis of TVS devices using the LT technique is difficult [55]. This is due 
to the nonlinearity of their impedance characteristics, which are represented by high-order 
power law relationships. Therefore, the TVS devices were linearised by representing them with 
equivalent electrical circuit models, and only after that were they implemented for simulation 
analysis. The sources of ETOs used in this work have short rise times and high magnitudes of 
voltage peaks, which are above the breakdown voltages of the TVS devices used in this work. 
Therefore, the TVS devices were modelled in their “on” states. ETOs of positive polarities 
were assumed; therefore, unidirectional TVS device models were considered.  
6.2.1.3.1 Zener Diode 
For the purpose of simplicity of the mathematical analysis, the AC equivalent circuit model of 
the Zener diode was used [72]. The model (Figure 6.2) consist of a combination of the voltage 
source 𝑉𝑍𝐷, which represents the breakdown voltage, and a series resistor 𝑅𝑑, representing the 
dynamic resistance of the diodes when they are in the low-impedance or high-current 
conduction mode.  
The 1N4728A Zener diode was adopted for this work. Its electrical specifications are presented 
in Appendix D.1. The parameters 𝑉𝑍𝐷 and 𝑅𝑑 are also specified in the datasheet.  
6.2.1.3.2 Metal-oxide Varistor 
The model of the MOV in the normal operating region, shown in Figure 6.2, was used in this 
work, where 𝐿𝑀𝑂𝑉 and 𝑅𝑀𝑂𝑉 are the varistor inductance and resistance, respectively. The 
20D180K MOV was adopted for this work. Appendix D.2 presents the electrical and 
dimensional specifications of the MOV. The MOV inductance was calculated as 29.4 nH using 
Eq. (6.4): 
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𝐿𝑀𝑂𝑉 =
𝜇0
𝜋
𝑙𝑀𝑂𝑉In (
2𝑤𝑀𝑂𝑉−𝑟𝑀𝑂𝑉
𝑟𝑀𝑂𝑉
)    (6.4)  
where 𝜇0 is the vacuum permeability (4𝜋 × 10
−7 H/m), 𝑙𝑀𝑂𝑉,  𝑟𝑀𝑂𝑉 and 𝑤𝑀𝑂𝑉 are the varistor 
parameters (length of the MOV lead wires, the radius of the MOV lead wires and the width 
between the centres of the cross-sectional areas of the parallel MOV lead wires, respectively). 
The resistance of the MOV, 𝑅𝑀𝑂𝑉 in Figure 6.2, was calculated as 1.95 Ω using Eq. (6.5): 
𝑅𝑀𝑂𝑉 =
𝑉𝑐
𝐼𝑝
     (6.5)  
where 𝑉𝑐 = 39 V and 𝐼𝑝 = 20 A are the clamping voltage and peak current, respectively, 
obtained from the MOV datasheet (Appendix D.2). 
6.3 Experimental Measurement-modelling Method 
Equipment: 
 Keysight 33600A Series Waveform Generator 
 Keysight MSOS054A Mixed Signal Oscilloscope 
 Fluke 5500A Calibrator 
 Agilent E4980A Precision LCR Meter 
 Fluke 8508A-01 Reference Multimeter 
 Breadboard 
 5 mA nominal current rated UHF-pattern SJTC 
 TVS devices: Zener diode and MOV 
 Resistors, capacitor and inductors:  
Several experiments were performed in this work: 
6.3.1 Experiment 1: Establishing the Electrical Characteristics of the TVS Devices 
In this experiment, the aim was to establish the protection capabilities of the commercially 
available Zener diode and MOV. This was achieved by determining and establishing their 
electrical characteristics. 
The measurements were performed at room temperature using the measurement setup 
presented in Figure 6.5, where the test device represented either the Zener diode or MOV. A 
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DC voltage signal of positive polarity was injected from the calibrator voltage output into the 
test device through a 1 kΩ power resistor and a digital multimeter, which was monitoring the 
current through the test circuit, whereas an oscilloscope was used to monitor the voltage across 
the test device. 
Test 
Device
 Oscilloscope
Channel1
Calibrator 
Output 
Voltage
Digital 
Multimeter
1 kΩ Power 
Resistor
COMmAµA
+
-
 
Figure 6.5: Experiment 1 setup 
6.3.2 Experiment 2: Extraction of the RLC Components of the 𝟓 mA UHF-pattern 
SJTC Input Circuit 
In Experiment 1, it was established that the Zener diode offers a lower clamping voltage level 
than the MOV, which is approximately 2.4 V nominal voltage level. However, compared to 
the nominal ratings of the SJTC unit used in this work, this clamping voltage level is high and 
could damage or destroy its HE. Thus, alternative methods would be either to develop the 
protection circuit further or build the equivalent circuit representing the dynamic performance 
of the SJTC HE; the latter was considered. 
Therefore, the aim of this experiment was to develop the equivalent circuit of the SJTC. First, 
a high-accuracy reference multimeter was used to measure the DC resistance of the SJTC units 
used in this work. Then a precision LCR meter was used to measure the impedance of the SJTC 
unit at different frequency points, ranging from 10 kHz to 2 MHz. The results obtained for 
impedance were then fitted to extract the capacitance and inductance parameter values of the 
SJTCs.  
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To verify the correctness of the extracted values, a circuit was built, as shown in Figure 6.6, 
using components with parameter values presented in Table 6.5. The calibrator voltage output 
was set to 1.125 V.  
Digital 
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COMmAµA
Digital 
Multimeter
COM
V
LO
HI
220 pF
1.33 µH
91 Ω
Equivalent circuit of 
the HE
Calibrator
Voltage 
Output
 
Figure 6.6: Validation of the equivalent circuit of the 𝟓 mA SJTC HE 
Table 6.5: Synthesised/modelled parameter values of the SJTC used in this work 
SJTC HE Parameter Modelled 
Resistance (Ω) 91 
Inductance (µH) 1.33 (1 µH and 0.33 µH inductors in series) 
Capacitance (pF) 220 
 
6.3.3 Experiment 3: Creating the Switching ETO Voltage Signal 
The PSpice simulation waveform of the IEC 61000-4-5 switching voltage waveform was 
exported into a USB memory stick as a .csv file and edited using Microsoft Excel. The time 
column was changed to Number of Points and the voltage points were downscaled to meet the 
maximum voltage peak requirements specified by the waveform generator. The voltage 
waveform (.csv) was then saved into the waveform generator using a USB memory stick. The 
output of the waveform generator was directly coupled with the oscilloscope to capture the 
signal output. 
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6.3.4 Experiment 4: Determining the Response of the SJTC HE to the Switching ETO 
Voltage Signal in the Absence and Presence of TVS Device(s) 
To determine the response of the 5 mA SJTC HE equivalent circuit to the absence and presence 
of the protection device(s), an ETO signal was injected into a line, as shown in Figure 6.7. A 
diode in forward bias was connected in series with the waveform generator to block the positive 
half of the calibrator output signal from entering the waveform generator. Since the calibrator 
is embedded with an overload switching relay, no avalanche diode was connected in series with 
the calibrator. The output of the calibrator was set to a sine-wave of 0.45 V maximum, which 
is the nominal voltage rating of the 5 mA SJTC, and the waveform generator output signal was 
set to a burst with 5 Vpp amplitude. 
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OutputLO
HI220 pF1.33 µH
91 Ω
Equivalent circuit of 
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Waveform 
Generator
Channel 1
+
 Oscilloscope
Channel1
+
-
-
Protection
Device(s)
Avalanche 
diode
 
Figure 6.7: Network configuration used for experimental analysis of the response of the HE  
6.4 Conclusions 
In this chapter, the method used for the analysis of the response of the UHF-pattern SJTCs was 
presented. The equivalent electrical circuit models representing the ETO source, TOPDs, and 
the input circuit of the SJTC were also presented. Lastly, the experimental measurement setups 
and procedures used for the analysis of this work were outlined. The method developed in this 
work would help determine the response of the protection circuit to ETOs, and how it influence 
the performance of the AC-DC transfer measurement system. Consequently, this would also 
address the rationale for this research. 
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CHAPTER 7: RESEARCH FINDINGS AND DISCUSSION 
7.1 Introduction 
The SJTC unit used in this work can allow a maximum of 250% of the nominal input to be 
applied to the HE. That is, a 90 Ω SJTC unit with nominal current and voltage of 5 mA and 
0.45 V, respectively, can allow a maximum input current of 12.5 mA or a maximum input 
voltage of 1.125 V, thus a maximum power dissipation of 14.06 mW. This maximum power 
dissipation magnitude of the HE is relatively close to 14.25 mW calculated in Section 3.3. If 
an input greater than these values is applied to the HE, the HE is expected to be damaged or 
destroyed. 
In Chapter 6 the methods used to determine the response of the SJTC with and without a 
protection device against ETOs were discussed. The mathematical analysis of the standard 
waveforms and the simulation results of the circuit model with and without ETO protection are 
presented and discussed in Section 7.2. The results obtained are presented and discussed in this 
chapter. 
7.2 Simulation Results and Discussion 
7.2.1 IEC 61000-4-5 Standard 
The results for the short-circuit current and open-circuit voltage (generated by IEC 61000-4-5 
standard combination wave generator circuit (Figure 6.3)) are presented in Figure 7.1(a) and 
(b), respectively. The open- and short-circuit simulation results give the magnitudes of the 
voltage and current, respectively, which could be expected by the input circuit of any load 
directly coupled to the IEC 61000-4-5 standard combination wave generator circuit. Each 
figure plots a set of PSpice simulation model and mathematical model (development of 
equations presented in Appendix C.1) waveforms for numerical validation purposes. Equations 
(7.1) and  (7.2) present the time domain expressions for the mathematical models of current 
𝑖𝑠ℎ𝑜𝑟𝑡(𝑡) and voltage 𝑣𝑜𝑝𝑒𝑛(𝑡) waveforms, respectively: 
𝑖𝑠ℎ𝑜𝑟𝑡(𝑡) = 𝐴1𝑒
𝛼1𝑡 − (𝐴2 cos(𝜔1𝑡) − 𝐴3 sin(𝜔1𝑡))𝑒
𝛼2𝑡   (7.1) 
𝑣𝑜𝑝𝑒𝑛(𝑡) = 𝐴4𝑒
𝛼3𝑡 − (𝐴5 cosh(𝜔2𝑡) − 𝐴6 sinh(𝜔2𝑡))𝑒
𝛼4𝑡.    (7.2) 
The model parameters are presented in Table 7.1, and 𝑡 is the time (s). 
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Table 7.1: Model parameters of Eqs. (7.1) and  (7.2) 
Parameter Value  Parameter Value 
𝐴1 1.2 × 10
−17 A 𝛼1 −1.5 × 10
5 s-1 
𝐴2 1.2 × 10
−17 A 𝛼2 −8.0 × 10
4 s-1 
𝐴3 6.8 × 10
2 A 𝛼3 −1.8 × 10
6 s-1 
𝐴4 1.4 × 10
−15 V 𝛼4 −9.1 × 10
5 s-1 
𝐴5 1.4 × 10
−15 V 𝜔1 1.1 × 10
5 rad/s 
𝐴6 9.8 × 10
2 V 𝜔2 9.0 × 10
5 rad/s 
 
 
(a) 
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(b) 
Figure 7.1: IEC 61000-4-5 standard switching ETO waveforms: (a) short-circuit current, and 
(b) open-circuit voltage 
Tables 7.2 and 7.3 present the measured parameters of the IEC 61000-4-5 standard short-circuit 
current and open-circuit voltage waveforms, which were obtained from PSpice simulation 
profiles. These parameters are comparable to the ones provided by the standard, and it can be 
deduced from the measurements that the IEC 61000-4-5 standard combination wave generator 
circuit (with the chosen parameters) used in this work satisfies the requirements set by the 
standard. However, a deviation is observed in the open-circuit voltage waveforms. The 
waveforms follow a similar trend of reaching the maximum voltage magnitude and decaying; 
however, the PSpice and mathematical analysis waveforms do not overlap each other.  
Table 7.2: IEC 61000-4-5 standard short-circuit current waveform measured parameters 
Parameter Standard Measured 
Rise time (µs) 8 ± 1.6 6.50 
Half duration (µs) 20 ± 4 18.7 
Peak magnitude (A) 250 275 
% Undershoot 30% 10% 
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Table 7.3: IEC 61000-4-5 standard open-circuit voltage waveform measured parameters 
Parameter Standard Measured 
Rise time (µs) 1.2 ± 0.36 1.60 
Half duration (µs) 50 ± 10 50.8 
Peak magnitude (V) 500  469 
 
7.2.1.1 Case 1 Mathematical Analysis and Simulation Results 
The PSpice simulation results of the response of the HE to the switching ETO in accordance 
with the IEC 61000-4-5 standard are presented in Figure 7.2, which presents the current, 
voltage and power dissipation of the HE of the 5 mA nominal current rated UHF-pattern SJTC. 
Additional axes are included in Figure 7.2(c) to magnify a portion of the waveform. The red 
dashed lines on these plots indicate the maximum operating margins of the SJTC HE in 
question. Table 7.4 presents the peak values, which were measured in their PSpice simulation 
profiles. 
 
(a) 
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(b) 
 
(c) 
Figure 7.2: IEC 61000-4-5 ETO: (a) current through the HE, (b) voltage across the HE, and 
(c) power dissipated by the HE 
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Table 7.4: Maximum electrical parameter values measured on the HE 
Measured on Max Current (A) Max Voltage (V) Max power (W) 
5 mA SJTC 1.954 175.8 345.0 
 
7.2.1.2 Case 2 Simulation Results 
Figure 7.3 presents the response of the HE and the protection element when each of the TVS 
devices was implemented individually and simultaneously in a multi-stage protection element, 
as discussed in Chapter 6. Additional axes are included to magnify the portions of the 
waveforms. The red dashed lines on Figure 7.3(a), (c) and (d) indicate the maximum operating 
margins of the SJTC HE in question. The maximum waveform parameters of the response of 
the HE and the protection elements when the Zener diode, MOV and the multi-stage protection 
element were implemented in accordance with Case 2 are presented in Tables 7.5 and 7.6.  
 
(a) 
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(b) 
 
(c) 
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(d) 
 
(e) 
Figure 7.3: IEC 61000-4-5 ETO: (a) current through the HE, (b) current through the 
protection elements, (c) voltage across the HE, (d) power dissipated by the HE, and (e) power 
dissipated by the protection elements 
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Table 7.5: Comparison of the maximum electrical parameter values measured on the HE 
Protection device 
used 
Max Current (A) Max Voltage (V) Max power (W) 
Zener diode 1.836 165.2 303.3 
MOV 1.471 132.6 194.6 
TOPM 1.404 126.4 178.0 
 
Table 7.6: Comparison of the maximum electrical parameter values measured on the 
protection elements 
Protection device 
used 
Max Current (A) Max Voltage (V) Max power (kW) 
Zener diode 16.42 165.2 2.697 
MOV 67.87 132.6 8.981 
TOPM 77.36 126.4 9.770 
 
7.2.2 IEC 61000-4-2 ESD Standard 
The results for the ESD current generated by the IEC 61000-4-2 ESD standard (circuit model 
presented in Figure 6.4) are presented in Figure 7.4. The figure contains a set of PSpice 
simulation model and mathematical model waveforms for verification purposes. Equation  
(7.3) presents the time domain expression for the mathematical model of the IEC 61000-4-2 
ESD current 𝑖𝐸𝑆𝐷(𝑡) waveform: 
𝑖𝐸𝑆𝐷(𝑡) = (𝐵1𝑐𝑜𝑠(𝜔3𝑡) + 𝐵2𝑠𝑖𝑛(𝜔3𝑡))𝑒
𝛼8𝑡 
         −(𝐵3𝑐𝑜𝑠(𝜔4𝑡) + 𝐵4𝑠𝑖𝑛(𝜔4𝑡))𝑒
𝛼9𝑡 + 𝐵5𝑒
𝛼10𝑡.   (7.3)  
The model parameters are presented in Table 7.7, and 𝑡 is the time (s). 
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Table 7.7: Model parameters of Eq. (7.3) 
Parameter Value (A) Parameter Value  
𝐵1 −22 𝛼8 −6.7 × 10
8 s-1 
𝐵2 23 𝛼9 −9.3 × 10
7 s-1 
𝐵3 4.0 𝛼10 −1.9 × 10
7 s-1 
𝐵4 24 𝜔3 1.7 × 10
9 rad/s 
𝐵5 26 𝜔4 1.6 × 10
8 rad/s 
 
Table 7.8 presents the measured parameters of the IEC 61000-4-2 ESD standard current 
waveform, which were obtained from the PSpice simulation profile. These parameters are 
comparable to the ones provided by the standard and it can be deduced from the measurements 
that the IEC 61000-4-2 standard ESD generator circuit (with the chosen parameters) used in 
this work satisfies the requirements set by the standard.  
 
Figure 7.4: IEC 61000-4-2 ESD standard waveforms 
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Table 7.8: IEC 61000-4-2 ESD standard current waveforms measured parameters 
Measured parameter Standard Measured 
Rise time (ns) 0.7 - 1  0.7 
Peak current magnitude (A) 30 ± 3 31.3 
Current magnitude at 30 ns (A) 16 ± 1.6 15.7 
Current magnitude at 60 ns (A) 8 ± 2.4 7.99 
 
7.2.2.1 Case 1 Mathematical Analysis and Simulation Results  
Similar to Section 7.2.1, the PSpice simulation results of the HE response to the ESD-induced 
ETO, in accordance with the IEC 61000-4-2 ESD standard, are presented in Figure 7.5. 
Additional axes are included to magnify the part of the waveforms. The red dashed lines on 
these plots indicate the maximum operating margins of the SJTC HE in question. Table 7.9 
presents the parameters of the waveforms representing the response of the HE. 
 
(a) 
  
74 
 
 
(b) 
 
(c) 
Figure 7.5: IEC 61000-4-2 ETO: (a) current through the HE, (b) voltage across the HE, and 
(c) power dissipated by the HE 
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Table 7.9: Maximum electrical parameter values measured on the HE 
Measured on Max Current (A) Max Voltage (V) Max power (W) 
5 mA SJTC 0.3275 31.52 9.340 
 
7.2.2.2 Case 2 Simulation Results  
Similar to Section 7.2.1.2, Figure 7.6 shows the response of the HE and the protection element 
when each of the TVS devices was implemented individually and simultaneously in a multi-
stage protection element, as discussed in Chapter 6. Additional axes are included to magnify 
the part of the waveforms. The red dashed lines in Figure 7.6(a), (c) and (d) indicate the 
maximum operating margins of the SJTC HE in question. The parameters of the response of 
the HE and the protection element when the Zener diode, MOV and the multi-stage protection 
element were implemented in accordance with Case 2, which were measured in their PSpice 
simulation profiles, are presented in Tables 7.10 and 7.11.  
 
(a) 
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(b) 
 
 
(c) 
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(d) 
 
(e) 
Figure 7.6: IEC 61000-4-2 ETO: (a) current through the HE, (b) current through the 
protection elements, (c) voltage across the HE, (d) power dissipated by the HE, and (e) power 
dissipated by the protection elements 
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Table 7.10: Comparison of the maximum electrical parameter values measured on the HE 
Protection device 
used 
Max Current (A) Max Voltage (V) Max power (W) 
Zener diode 0.2941 28.78 7.783 
MOV 0.3115 30.81 8.735 
TOPM 0.2853 28.19 7.324 
 
Table 7.11: Comparison of the maximum electrical parameter values measured on the 
protection elements 
Protection device 
used 
Max Current (A) Max Voltage (V) Max power (W) 
Zener diode 2.778 28.78 77.15 
MOV 5.309 30.81 54.95 
TOPM 5.913 28.19 74.74 
 
7.2.3 Discussion of Results 
In order to determine the response of a 5 mA nominal current rated UHF-pattern SJTC to ETOs 
(in accordance with the IEC 61000-4-5 switching and IEC 61000-4-2 ESD standards) with and 
without the TOPD(s) implemented, mathematical models for the standard ETO models and 
simulation models were developed. Pspice simulation results for Case 1 and Case 2 are 
discussed in Sections 7.2.3.1 and 7.2.3.2, respectively. 
7.2.3.1 Discussion of Case 1 Simulation Results 
From the results obtained, which are presented in Figures 7.2 (for the switch-induced ETO) 
and 7.5 (for the ESD-induced ETO), it is evident that the current, voltage and power dissipated 
by the HE reach high values, as can be seen in Tables 7.4 (for the switch-induced ETO) and 
7.9 (for the ESD-induced ETO). The magnitudes of these measured electrical parameters are 
higher than the expected safe operating or permissible input margins of a 5 mA nominal current 
rated UHF-pattern SJTC, which were discussed in the introductory section of this chapter. 
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Therefore, it can be deduced from the results that the 5 mA nominal current rated UHF-pattern 
SJTC is expected to be destroyed completely should a switch- or ESD-induced ETO occur and 
be coupled directly into a line connected to the HE. The ESD-induced event occurs much faster 
than the switch-induced ETO event; therefore, it would destroy the HE faster.  
7.2.3.2 Discussion of Case 2 Simulation Results 
Tables 7.5 and 7.10 show that implementation of a TVS device(s) greatly reduces the current, 
voltage and power dissipation by the HE, whereas Tables 7.6 and 7.11 show that higher 
electrical parameters are measured on the TVS device(s). The results show that the current that 
takes the HE branch is lower compared to the current through the TVS device(s) and this is 
because TVS devices, in their “on” state, present a lower impedance compared to the HE. 
Similarly, since more current flows through the branch with lower impedance, higher power 
dissipation is observed in the TVS device(s) than on the HE. The voltage across the TVS 
device(s) is also reduced to a lower (clamping) level, which applies to the SJTC.  
The results obtained for the response of both the HE and the multi-stage protection element 
indicate that implementation of the TOPDs in a multi-stage technique has a better protection 
capability than when the TOPDs are implemented individually.   
7.2.3.2.1 Zener Diode and MOV Implemented Individually as the only Protection Device 
Response to IEC 61000-4-5 switching standard ETO 
Lower current conduction was measured on the HE when the Zener diode was implemented as 
the only TOPD than when the MOV was implemented. Consequently, lower heat absorption 
(power dissipation) was measured on the HE. Furthermore, lower current conduction and heat 
absorption (power dissipation) were measured on the Zener diode than on the MOV. This 
behaviour of the models used in this work was expected, since the Zener diode has a single p-
n junction, whereas the MOV has multiple p-n junctions, which enables it to conduct more 
current and dissipate more power than the Zener diode. A higher voltage was measured across 
the HE when the Zener diode was implemented as the only TOPD than when the MOV was 
implemented. 
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Response to IEC 61000-4-2 ESD standard ETO  
Higher current conduction was measured on the HE when the Zener diode was implemented 
as the only TOPD than when the MOV was implemented. Consequently, higher heat absorption 
(power dissipation) was measured on the HE. Furthermore, lower current conduction and 
higher heat absorption (power dissipation) were measured on the Zener diode than on the 
MOV. A lower voltage was measured across the HE when the Zener diode was implemented 
as the only TOPD than when the MOV was implemented.  
7.2.3.2.2 Zener Diode and MOV Implemented in a Multi-stage Protection Circuit 
Response to IEC 61000-4-5 switching standard ETO 
Implementation of the TOPM compared to the individual implementation of the Zener diode 
and MOV shows that lower current conduction on the HE was achieved; hence, lower power 
dissipation was measured on the HE. Consequently, higher current and power dissipation were 
measured on the TOPM. Lower voltage was measured across the HE.  
Response to IEC 61000-4-2 ESD standard ETO 
Implementation of the TOPM compared to the individual implementation of the Zener diode 
and MOV shows that lower current conduction on the HE was achieved; hence, lower power 
dissipation was measured on the HE. Consequently, higher current and power dissipation were 
measured on the TOPM. However, the power dissipated by the TOPM is lower than that 
dissipated by the Zener diode. Lower voltage was measured on the HE.  
7.3 Experimental Measurement Results and Discussion 
7.3.1 Experimental Measurement Results  
7.3.1.1 Experiment 1: Establishing the Electrical Characteristics of the TVS Devices 
Figures 7.7 and 7.8 present the electrical characteristics of the Zener diode and MOV 
respectively. From the results obtained, it was observed that the Zener diode offers lower 
clamping characteristics than the MOV. Furthermore, the measured results correlate with the 
datasheets.  
  
81 
 
 
Figure 7.7: Electrical characteristics of Zener diode 
 
Figure 7.8: Electrical characteristics of MOV 
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7.3.1.2 Experiment 2: Extraction of the RLC Components of the 𝟓 mA UHF-pattern SJTC Input 
Circuit 
The DC resistance of the 5 mA nominal current rated UHF-pattern SJTC was measured as 
89.16808 Ω. Table 7.12 presents the resistance (Ω) and reactance (Ω) at particular frequencies 
(Hz). Using the Octave program presented in Appendix E, the extraction values for the SJTC 
equivalent circuit parameters were found to be 𝐿𝐻 = 1.3806 µH and 𝐶𝐻 = 267.7 pF. From the 
validation of the equivalent circuit of the SJTC HE, the current was measured as 12.15 mA 
and the voltage as 1.112 V.  
Table 7.12: Resistance and reactance of SJTCs measured at different frequencies 
SJTC Frequency (kHz) Resistance (Ω) Reactance (Ω) 
 
 
 
5 mA 
UHF-pattern. 
 
Measured at 450 mV 
input. 
10 89.99 0.06053 
20 90.00 0.1156 
50 90.01 0.2891 
100 90.03 0.5716 
200 90.06 1.131 
500 90.22 2.765 
1000 90.67 5.350 
2000 91.88 9.813 
 
 
7.3.1.3 Experiment 3: Creating the Switching ETO Voltage Signal 
Figure 7.9 presents the experimentally measured IEC 61000-4-5 switch-induced ETO, which 
was created using an arbitrary waveform generator. The ETO signal was downscaled to meet 
the maximum voltage peak of 10 Vpp, which is specified by the waveform generator. The 
waveform has a rise time of 4.9 µs and a decay time of 70.6 µs. 
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Figure 7.9: Experimentally measured IEC 61000-4-5 switch-induced ETO 
7.3.1.4 Experiment 4: Determining the Response of the SJTC HE to Switching ETO Voltage 
Signal in the Absence and Presence of TVS Device(S) 
Figure 7.10 presents the response of the HE without the protection element implemented, 
whereas Figure 7.11 presents the response of the HE with the protection elements implemented. 
The spike in Figure 7.10 is the IEC 61000-4-5 switch-induced ETO, presented in Figure 7.9, 
superimposed into a sine signal carrying line between the voltage source and the equivalent 
circuit of the HE. Since ETOs are random events, the position of the spike may differ per cycle. 
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Figure 7.10: Response of the SJTC HE equivalent circuit without the protection element 
implemented 
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Figure 7.11: Response of the SJTC HE equivalent circuit with the protection element 
implemented 
7.3.2 Discussion of Experimental Measurement Results  
7.3.2.1 Experiment 1: Establishing the Electrical Characteristics of the TVS Devices 
From the results obtained, the electrical characteristics of the test devices, it was observed that 
the Zener diode offers lower clamping characteristics than the MOV. Furthermore, the 
measured results correlate with the datasheets.  
7.3.2.2 Experiment 2: Extraction of the RLC Components of the 𝟓 mA UHF-pattern SJTC Input 
Circuit 
From the measurements obtained from the validation of the equivalent circuit of the SJTC HE, 
which are relatively close to the maximum permissible input current and voltage of the 5 mA 
UHF-pattern SJTC, it can be deduced that the extracted values of inductance and capacitance 
of the HE characterise the dynamic performance of the SJTC in question. 
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7.3.2.3 Experiment 4: Determining the Response of the SJTC HE to Switching ETO Voltage 
Signal in the Absence and Presence of TVS Device(s) 
The results obtained (presented in Figure 7.10) for the response of the equivalent circuit of the 
HE without the protection element show that the transient signal reaches a maximum value 
with a magnitude higher than the safe operating margin of the HE; thus, if a real SJTC had 
been connected, the HE would possibly be destroyed by the ETO signal superimposed on the 
line. This shows that a protection circuit must be implemented.  
For the response of the equivalent circuit of the HE with the protection element, it can be seen, 
by comparing the response of the HE in Figure 7.10 with the one in Figure 7.11, that the 
protection circuit lowers the maximum value of the ETO signal. However, it is still higher than 
the safe operating margins of the SJTC and would still possibly damage the HE. Therefore, 
alternative methods such as implementing protection circuits on the sub-volt level must be 
considered. The MOV used in this work has a higher turn-on voltage, and even when used with 
a Zener diode in a multi-stage protection circuit, the Zener diode kept the voltage at a lower 
level than the turn-on voltage level of this particular MOV model tested; therefore, the MOV 
remain in the “off” state. 
7.4 Conclusions 
This chapter presented the results and findings of this research project. The mathematical 
models of the standard ETO sources used in this work and the response (current, voltage and 
power dissipation) of the HE of a 5 mA rated SJTC were developed and presented as part of 
the verification of the simulation models. The results obtained indicated close agreement 
between the simulation and mathematical models and for this reason it was assumed that the 
simulation and mathematical models for Case 1 and Case 2 would follow a similar trend. 
Therefore, only simulation models were considered for these cases. The experimental 
measurement results were also presented. 
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CHAPTER 8: CONCLUSIONS AND RECOMMENDATIONS 
8.1 Introduction 
NMISA keeps, develops and maintains high-accuracy precision AC-DC transfer measurement 
standards, which ensure realisation and traceability of the SI units for AC current, voltage and 
power through calibration services. Thermal converters, which are the key components in the 
AC-DC transfer measurement system, are susceptible to damage or destruction from ETOs, 
which may result from internal system operation or from human error. ETOs are inherent to 
electrical or electronic systems, especially those that rely on semiconductor components. 
However, the subject has been under study since the mid-1900s and protection solutions in the 
form of techniques (such as clamp-type) and components (such as TVS devices) have been 
developed. The idea behind this research project was to conduct a research study to identify 
the most likely sources of ETOs and develop a conceptual ETO protection solution through 
mathematical and simulation analysis supported by a range of experimental tests.  
This chapter presents a general summary of the dissertation.  
8.2 Summary of Research Findings 
Firstly, it can be established through the literature study conducted during this study that ETO 
problems (discussed in this work) in the AC-DC transfer measurement systems have not been 
addressed before this study.  
A mathematical model representing the temperature distribution along an HE of the SJTC was 
developed using the heat equation and the boundary conditions.  
The mathematical models for the IEC 61000-4-5 switching and IEC 61000-4-2 ESD standard 
ETO sources were developed and validated using simulation models.  
PSpice simulation models were developed and analysed for when the TOPDs were 
implemented individually, and for when these were simultaneously integrated into a multi-
stage protection element.  
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The following experimental measurements were also performed as part of this work scope:  
 Electrical characteristics of the TVS devices used in this work were established using a 
DC signal from a calibrator output. 
 Using an LCR meter, the RLC components of the 5 mA nominal current rated SJTC 
were extracted in order to build an equivalent circuit of the SJTC HE. 
 A switch-induced ETO signal was created using the arbitrary function of the waveform 
generator. 
 The response of the equivalent circuit representing the dynamic performance of the 
SJTC to switch-induced ETO signal was determined for the absence and presence of 
TVS device(s). 
8.2.1 Simulation Results 
8.2.1.1 Case 1 Simulation Results 
The results indicate that the HE has a greater possibility of being damaged if an ETO event 
(switch- or ESD-induced) leads to its signal being coupled onto the measurement system 
composed of the sine-wave signal source connected to the HE of the 5 mA nominal current 
rated UHF-pattern SJTC. Therefore, protection devices or circuits should be implemented 
across the HE to ensure that harmful ETO signals are diverted away from the HE.  
8.2.1.2 Case 2 Simulation Results 
The results indicate that implementation of protection device(s) across the HE has a greater 
possibility of protecting the HE against ETOs discussed in this work. Implementing both TVS 
devices simultaneously is a much better approach than individual implementation, and this can 
be supported by the results obtained. As expected in the model behaviour, the MOV offers 
better current conduction and power dissipation than the Zener diode, but when used together 
in a multi-stage circuit, they offer much better current and power dissipation than when used 
individually. However, the protection devices used in this work cannot protect the 5 mA 
nominal current rated UHF-pattern SJTC against the ETOs discussed. This is because the safe 
power operating margins of this SJTC are in the milliwatt range, which is very low and not 
enough to turn on the TVS devices considered.  
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ETOs used in this work are burst signals, which means they eventually decay to zero. The 
results also indicate that the magnitudes of the electrical parameters on the HE return to normal 
operating margins once the ETO dies out. This shows that implementing a protection device 
that can remove the ETO signal from the HE normal operating signal precisely will not interfere 
with the measurement system. Therefore, the protection circuit should be further improved. 
8.2.2 Experimental Measurement Results 
The experimentally measured results obtained for the response of the equivalent circuit of the 
HE without the protection element show that the transient signal reaches higher values, which 
have magnitudes greater than the input ratings and could possibly destroy the HE. This shows 
that a protection circuit must be implemented.  
For the response of the equivalent circuit of the HE with the protection element, the results 
show that implementation of the protection devices has the potential of protecting the HE 
against ETOs. However, the protection level offered is still higher than the safe operating 
margins of the SJTC and would still possibly damage the HE. Therefore, alternative methods 
such as implementing protection circuits on the sub-volt level must be considered. The results 
for the response when the MOV was implemented as the protection device were not included, 
since the MOV used in this work has a higher turn-on voltage, and even when used with a 
Zener diode in a multi-stage protection circuit, the Zener diode keeps the voltage to a level that 
is lower than the turn-on voltage level of this MOV. The MOV never turned on. 
8.3 General Conclusions 
This dissertation presented the literature review on electrical metrology, transient overloads 
(overcurrent and overvoltage) and transient overload protection devices. ETOs in the AC-DC 
transfer measurement system were identified, as were possible protection or mitigation 
techniques and devices. The study indicated the potential to develop a working hardware 
prototype as a protection measure against ETOs in the AC-DC transfer measurement system. 
A conceptual TOPD circuit for AC-DC transfer measurement system was implemented and the 
solution was validated through mathematical and simulation models, and experimental 
measurement analyses. The study also established the effect of TOPD circuit on the 
performance of the AC-DC transfer measurement system. 
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8.4 Recommendation for Future Research 
Since the SJTC used in this work has very low ratings, a typical protection device capable of 
protecting the SJTC against IEC 61000-4-5 standard ETO must have slightly more than one-
volt clamping voltage to be able to turn on and retain that voltage level. However, commercial 
TVS devices (such as the Zener diode and MOV) with such low-value parameters do not exist. 
The Zener diode has the lowest clamping voltage (approximately 2.4 V), lower than that of the 
MOV, which is still high for a 5 mA nominal current rated SJTC. Therefore, it is recommended 
that other TOPD alternatives be considered to offer better and non-discrete protection. 
Furthermore, the development and improvement of the equivalent circuit models representing 
the TVS devices should be considered. Lastly, it is recommended that a working and non-
discrete hardware transient overload protection circuit be developed and integrated into the 
AC-DC transfer measurement system to ensure the safety of the AC-DC transfer measurement 
standards and the quality of the AC-DC difference measurements. 
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Appendix A: Solution for the Second-order Non-homogeneous Differential 
Equation Describing the Temperature Distribution in a Single-junction Thermal 
Converter 
For steady-state operations, the equation governing the temperature distribution, T(x), of a HE 
of the SJTC is given by: 
𝐴 ∙ 𝑘 ∙
𝑑2𝑇(𝑥)
𝑑𝑥2
− 𝛼𝑇 ∙ 𝐼 ∙
𝑑𝑇(𝑥)
𝑑𝑥
+
𝐼2∙𝜌
𝐴
=0   (A.1) 
Rearranging Eq. (A.1) results in an equation in the form of a second-order nonhomogeneous 
linear differential equation with the dependent variable being the position, instead of time: 
𝑑2𝑇(𝑥)
𝑑𝑥2
−
𝛼𝑇∙𝐼
𝐴∙𝑘
∙
𝑑𝑇(𝑥)
𝑑𝑥
= −
𝐼2∙𝜌
𝐴2∙𝑘
.     (A.2) 
Equation (A.2) is missing the term 
𝑑0𝑇(𝑥)
𝑑𝑥0
= 𝑇(𝑥); therefore, in order to obtain a general 
solution, it must be reduced in a first-order linear equation and be solved using the integrating 
factor method.  
Now, let 
𝑑𝑇(𝑥)
𝑑𝑥
= 𝑢(𝑥), then 
𝑑2𝑇(𝑥)
𝑑𝑥2
=
𝑑𝑢(𝑥)
𝑑𝑥
,  thus, Eq. (A.2) can be expressed in terms of u 
rather than T: 
𝑑𝑢(𝑥)
𝑑𝑥
−
𝛼𝑇∙𝐼
𝐴∙𝑘
∙ 𝑢(𝑥) = −
𝐼2∙𝜌
𝐴2∙𝑘
     (A.3) 
with 𝑝(𝑥) = −
𝛼𝑇∙𝐼
𝐴∙𝑘
 and 𝑔(𝑥) = −
𝐼2∙𝜌
𝐴2∙𝑘
. 
The integrating factor 𝜇𝐼𝐹(𝑥) = 𝑒
∫ 𝑝(𝑥)∙𝑑𝑥 = 𝑒𝑝(𝑥)∙𝑥.  
Multiplying both sides of Eq. (A.3) with 𝜇𝐼𝐹(𝑥): 
𝑒𝑝(𝑥)∙𝑥 ∙
𝑑𝑢(𝑥)
𝑑𝑥
+ 𝑒𝑝(𝑥)∙𝑥 ∙ 𝑝(𝑥) ∙ 𝑢(𝑥) = 𝑒𝑝(𝑥)∙𝑥 ∙ 𝑔(𝑥)  (A.4) 
the left side of Eq. (A.4) is the product rule of differentiation,  
𝑒𝑝(𝑥)∙𝑥 ∙
𝑑𝑢(𝑥)
𝑑𝑥
+ 𝑒𝑝(𝑥)∙𝑥 ∙ 𝑝(𝑥) ∙ 𝑢(𝑥) =
𝑑 (𝑒𝑝(𝑥)∙𝑥 ∙ 𝑢(𝑥))
𝑑𝑥
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thus, replacing the left side of Eq. (A.4) with this product rule: 
𝑑(𝑒𝑝(𝑥)∙𝑥∙𝑢(𝑥))
𝑑𝑥
= 𝑒𝑝(𝑥)∙𝑥 ∙ 𝑔(𝑥).    (A.5) 
Integrating both sides of Eq. (A.5) and solving for u(x): 
𝑢(𝑥) =
1
𝑒𝑝(𝑥)∙𝑥
∙ ∫ 𝑒𝑝(𝑥)∙𝑥 ∙ 𝑔(𝑥) ∙ 𝑑𝑥 
𝑢(𝑥) =
𝑔(𝑥)
𝑝(𝑥)
+ 𝐶1 ∙ 𝑒
−𝑝(𝑥)∙𝑥     (A.6) 
Since 
𝑑𝑇(𝑥)
𝑑𝑥
= 𝑢(𝑥), T(x) can be determined by integrating the right side of Eq. (A.6) with 
respect to x. 
𝑇(𝑥) =
𝑔(𝑥)
𝑝(𝑥)
∙ 𝑥 −
𝐶1
𝑝(𝑥)
∙ 𝑒−𝑝(𝑥)∙𝑥 + 𝐶2    (A.7) 
Substituting 𝑝(𝑥) = −
𝛼𝑇∙𝐼
𝐴∙𝑘
 and (𝑥) = −
𝐼2∙𝜌
𝐴2∙𝑘
 into Eq. (A.7) gives the general solution of a 
second-order nonhomogeneous linear differential equation describing the temperature 
distribution of the HE of a SJTC assuming steady-state operation in the audio frequency range 
and no radiation heat losses: 
𝑇(𝑥) =
𝐼∙𝜌
𝛼𝑇∙𝐴
∙ 𝑥 + 𝐶1 ∙
𝐴∙𝑘
𝛼𝑇∙𝐼
∙ 𝑒
𝛼𝑇∙𝐼
𝐴∙𝑘
∙𝑥 + 𝐶2   (A.8) 
where 𝐶1 =
𝑇0−𝑇𝐿+
𝐼∙𝜌
𝛼𝑇∙𝐴
∙𝐿
𝐴∙𝑘
𝛼𝑇∙𝐼
(1−𝑒
𝛼𝑇∙𝐼
𝐴∙𝑘
∙𝐿
)
 and 𝐶2 =
𝑇0∙𝑒
𝛼𝑇∙𝐼
𝐴∙𝑘
∙𝐿
−𝑇𝐿+
𝐼∙𝜌
𝛼𝑇∙𝐴
∙𝐿
(1−𝑒
𝛼𝑇∙𝐼
𝐴∙𝑘
∙𝐿
)
 are the constants of integration found 
using the boundary conditions, 𝑇(0) = 𝑇0 and 𝑇(𝐿) = 𝑇𝐿, of the HE temperature distribution. 
Simplifying Eq. (A.8) further gives: 
𝑇(𝑥) = 𝑇0 +
𝐼∙𝜌
𝛼𝑇∙𝐴
∙ 𝑥 − (𝑇0 + 𝑇𝐿 −
𝐼∙𝜌
𝛼𝑇∙𝐴
∙ 𝐿) ∙ (
1+𝑒
𝛼𝑇∙𝐼
𝐴∙𝑘
∙𝑥
1−𝑒
𝛼𝑇∙𝐼
𝐴∙𝑘
∙𝐿
).  (A.9) 
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Appendix B: Vacuum Thermal Converter’s Technical Information 
Table B.1: UHF-pattern vacuo-junction thermal converter 
Code  
No. 
Range  
mA 
Heater 
Resistance 
ohms 
±𝟏𝟎% 
Couple 
Resistance 
ohms 
±𝟏𝟎% 
O/C 
EMF 
±𝟏𝟐% 
mV 
Maximum 
Permissible 
load 
Self-
Inductance 
µH 
Self-
Capacitance 
pF 
U.1 5 90 8 7 250% of 
Nom. 
0.026 0.3 
 
Appendix C: Development of the Standard Waveforms Equations 
Appendix C.1: IEC 610000-4-5 Standard 
1/CSs
 
Vi(s)/s
+
-
RL R2 
R1 
RM + LRs 
Ishort(s)
VL(s) Vopen(s)
IT(s) I2(s)
V(s)
 
Figure C.1. 1: IEC 61000-4-5 standard combination wave generator circuit in the Laplace 
domain. 
Model parameters: 
𝑉𝑖(𝑠)
𝑠
= 530 (V), 𝐶𝑆 = 8 × 10
−6 (F), 𝐿𝑅 =  7.2 × 10
−6 (H),  𝑅1 = 25 (Ω),  
𝑅2 = 12 (Ω), 𝑅𝑀 = 1.11 (Ω), 𝑅𝐿 = 10
−3 (Ω) and 𝑅𝐿 = 10
7 (Ω) for short circuit current and 
open circuit voltage measurements, respectively, and 𝑡 = 0,10−8 . . 10−4. 
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Total impedance: 
𝑍𝑇(𝑠) =
(𝑅1+𝑅𝑀+
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
+𝐿𝑅𝑠)+𝑅1(𝑅𝑀+
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
+𝐿𝑅𝑠)(𝐶𝑆𝑠)
(𝐶𝑆𝑠)(𝑅1+𝑅𝑀+
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
+𝐿𝑅𝑠)
      (C.1.1) 
 
Development of the Short-circuit Current 
Short-circuit current 
The following equations were prepared in accordance with the modelling network shown in 
Figure C.1.1: 
𝐼𝑇(𝑠) =
𝑉𝑖
𝑠
1
𝑍𝑇(𝑠)
       (C.1.2) 
𝑉(𝑠) = 𝐼𝑇(𝑠)
𝑅1(𝑅𝑀+
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
+𝐿𝑅𝑠)
𝑅1+𝑅𝑀+
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
+𝐿𝑅𝑠
                   (C.1.3) 
𝐼2(𝑠) =
𝑉(𝑠)
𝑅𝑀+
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
+𝐿𝑅𝑠
             (C.1.4) 
𝑉𝐿(𝑠) = 𝐼2(𝑠)
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
        (C.1.5) 
𝐼𝑠ℎ𝑜𝑟𝑡(𝑠) =
𝑉𝐿(𝑠)
𝑅𝐿
     (C.1.6) 
Taking the ILT of 𝐼𝑠ℎ𝑜𝑟𝑡(𝑠): 
𝑖𝑠ℎ𝑜𝑟𝑡(𝑡) = 1.2 × 10
−17𝑒−(1.5×10
5)𝑡 
−(1.2 × 10−17cos((1.1 × 105)𝑡) − 6.8 × 102 sin((1.1 × 105)𝑡))𝑒−(8.0×10
4)𝑡 (C.1.7) 
Development of the Open-circuit Voltage 
Open-circuit voltage 
𝐼𝑇(𝑠) =
𝑉𝑖
𝑠
1
𝑍𝑇(𝑠)
    (C.1.8) 
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𝑉(𝑠) = 𝐼𝑇(𝑠)
𝑅1(𝑅𝑀+
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
+𝐿𝑅𝑠)
𝑅1+𝑅𝑀+
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
+𝐿𝑅𝑠
   (C.1.9) 
𝐼2(𝑠) =
𝑉(𝑠)
𝑅𝑀+
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
+𝐿𝑅𝑠
                 (C.1.10) 
𝑉𝐿(𝑠) = 𝐼2(𝑠)
𝑅2𝑅𝐿
𝑅2+𝑅𝐿
               (C.1.11) 
𝑉𝑜𝑝𝑒𝑛(𝑠) = 𝑉𝐿(𝑠)    (C.1.12) 
Taking the ILT of 𝑉𝑜𝑝𝑒𝑛(𝑠): 
𝑣𝑜𝑝𝑒𝑛(𝑡) = 1.4 × 10
−15𝑒−(1.8×10
6)𝑡 
−(1.4 × 10−15cosh((9.0 × 105)𝑡) − 9.8 × 102sinh((9.0 × 105)𝑡))𝑒−(9.1×10
5)𝑡 (C.1.13) 
Appendix C.2: IEC 610000-4-2 Standard ESD Current 
Development of the IEC 61000-4-2 Standard ESD Current 
+
-
IESD(s) ZL(s)
ZIEC(s)
ZG(s)
Vi/s
VESD(s)
 
Figure C.2.1: IEC 61000-4-2 standard ESD current generator circuit. 
Model parameters: 
𝑉𝑖(𝑠)
𝑠
= 8 × 103 (V), 𝐶𝐼𝐸𝐶 = 150 × 10
−12 (F), 𝐶𝑃 = 2 × 10
−12 (F),  
𝐶𝐺 = 18 × 10
−12 (F), 𝐿𝐼𝐸𝐶 =  0.16 × 10
−6 (H), 𝐿𝐺 =  1.6 × 10
−6 (H), 𝑅𝐼𝐸𝐶 = 330 (Ω),  
𝑅𝐺 = 40 (Ω), 𝑅𝐿 = 2 (Ω) for short circuit current measurements, and 𝑡 = 0,10
−10 . . 10−7. 
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Analysing the circuit given in Figure C.2.1, the circuit impedance functions are 
𝑍𝐺(𝑠) =
1
𝐶𝐺𝑠
(𝑅𝐺+𝐿𝐺𝑠)
1
𝐶𝐺𝑠
+𝑅𝐺+𝐿𝐺𝑠
     (C.2.1) 
𝑍𝐼𝐸𝐶(𝑠) =
1
𝐶𝐼𝐸𝐶∙𝑠
+
1
𝐶𝑃𝑠
𝑅𝐼𝐸𝐶
1
𝐶𝑃𝑠
+𝑅𝐼𝐸𝐶
+ 𝐿𝐼𝐸𝐶𝑠              (C.2.2) 
𝑍𝐿(𝑠) = 𝑅𝐿         (C.2.3) 
and the total impedance is 
𝑍𝑇(𝑠) = 𝑍𝐺(𝑠) + 𝑍𝐼𝐸𝐶(𝑠) + 𝑍𝐿(𝑠).           (C.2.4) 
The IEC 61000-4-2 standard ESD current in s-domain is  
𝐼𝐼𝐸𝐶(𝑠) =
𝑉𝑖(𝑠)
𝑠
1
𝑍𝑇(𝑠)
              (C.2.5) 
Taking the ILT of Equation (C.2.5) results in Eq. (C.2.6). 
𝑖𝐼𝐸𝐶(𝑡) = (23sin((1.7 × 10
9)𝑡) − 22cos((1.7 × 109)𝑡)) 𝑒−(6.7×10
8)𝑡 
− (4.0cos((1.6 × 108)𝑡) + 24sin((1.6 × 108)𝑡))  𝑒−(9.3×10
7)𝑡         
+26𝑒−(1.9×10
7)𝑡          (C.2.6) 
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Appendix D: TVS Devices Datasheets 
Appendix D.1: Zener Diode Datasheet 
Table D.1: Zener diode specifications  
Description 
𝐕𝐙𝐧𝐨𝐦 𝐈𝐙𝐓 𝐟𝐨𝐫 𝐫𝐳𝐈𝐓 𝐈𝐙𝐊 𝐟𝐨𝐫 𝐫𝐳𝐈𝐊 𝐈𝐑 𝐚𝐧𝐝 𝐕𝐑 Part Number 
V mA Ω Ω mA µA V 
1N4728A 
Zener diode 3.3 76 < 10 < 400 1 < 100 1 
 
Appendix D.2: Metal-oxide Varistor Datasheet 
Table D.2.1: 20D series metal-oxide varistor electrical specifications 
Part No. Maximum 
Allowable 
Voltage 
Varistor Voltage (@ 
1 mA) 
Clamping 
Voltage @ 
Test 
Current 
(8/20 µs) 
Maximum 
Energy (J) 
Maximum 
Peak 
Current 
(8/20 µs) 
Rated 
Power 
Typical 
Capacitance 
(@ 1 kHz) 
Device 
Marking 
ACrms 
(V) 
DC 
(V) 
Min Vb 
(Vdc) 
Max Vc 
(V) 
Ip 
(A) 
10/1000 µs (A) (W) (pF) 
20D180K 11 14 14.4 18 21.6 39 20 11.0 2000 0.2 40000 
 
Table D.2.2: 20D series metal-oxide varistor dimensional specifications 
 
Symbol 
Model 
20D 
D (max.) 25.0 mm 
H (max.) 28.0 mm 
W (±1.0) 10.0 mm 
L (min.) 25.0 mm 
d (±0.02) 1.0 mm 
 
where D is the width of the varistor disc, H is the height of the varistor disc, W is the width 
between the centres of the cross-sectional areas of the two parallel varistor wires, L is the length 
of the varistor wires and d is the diameter of the diameter. 
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Appendix E: Program Code Used for Extraction of the RLC Components of the 
SJTC Input Circuit 
clear, clc, clf 
pkg load optim 
 
%Load measurement data file 
meas_data_file = 'impedance_data.xlsx'; 
[filetype sheets] = xlsfinfo(meas_data_file); 
 
%Select sheet 
prompt_msg = char(10); 
for k = 1:size(sheets)(1) 
  prompt_msg = cstrcat(prompt_msg,'[',num2str(k),'] ',sheets{k},char(10)); 
endfor 
prompt_msg = cstrcat('Enter selection number :',prompt_msg,'='); 
case_num = input(prompt_msg); 
 
%Load measurement data 
[numarr txtarr rawarr limits] = xlsread (meas_data_file,case_num); 
f_meas = numarr(1:limits.numlimits(2,2)-1,1); 
R_meas = numarr(1:limits.numlimits(2,2)-1,2); 
X_meas = numarr(1:limits.numlimits(2,2)-1,3); 
R = R_meas(1); 
Z_meas = R_meas + j*X_meas; 
[f_meas R_meas X_meas]; 
 
%Impedance model 
Z_subf1 = @(x) R^2 + (2*pi*f_meas).^2*x(2)^4; 
Z_subf2 = @(x) (R*x(1))^2 + (2*pi*f_meas*x(1)).^2*x(2)^4 - x(2)^2; 
Z_subf3 = @(x) R^2 + (2*pi*f_meas).^2.*Z_subf2(x).^2; 
Z_re = @(x) R*Z_subf1(x)./Z_subf3(x); 
Z_im = @(x) 2*pi*f_meas.*(x(3)^2 - Z_subf1(x).*Z_subf2(x)./Z_subf3(x)); 
Z = @(x) Z_re(x) + j*Z_im(x); 
 
%Objective function for optimisation 
opt_fun = @(x) (Z(x)-Z_meas).*conj(Z(x)-Z_meas); 
 
%Specify lower and upper bounds on searcheable parameters 
C_rng = [1E-12 1E-8]; 
L_rng = [1E-10 1E-5]; 
Lc_rng = [1E-10 1E-5]; 
x_lb = sqrt([C_rng(1) L_rng(1) Lc_rng(1)]); 
x_ub = sqrt([C_rng(2) L_rng(2) Lc_rng(2)]); 
x0 = (x_lb + x_ub)/2; 
 
%Solution using nonlinear LS fit 
opts = optimset('MaxIter',1000,'TolFun',1E-9); 
[x_fit, resnorm, residual, exitflag, output] = lsqnonlin(opt_fun,x0,x_lb,x_ub,opts); 
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[resnorm exitflag]; 
 
%Model function for plotting 
df = (max(f_meas) - min(f_meas))/1000; 
f = min(f_meas):df:max(f_meas); 
Z_subf1 = @(x) R^2 + (2*pi*f).^2*x(2)^4; 
Z_subf2 = @(x) (R*x(1))^2 + (2*pi*f*x(1)).^2*x(2)^4 - x(2)^2; 
Z_subf3 = @(x) R^2 + (2*pi*f).^2.*Z_subf2(x).^2; 
Z_re = @(x) R*Z_subf1(x)./Z_subf3(x); 
Z_im = @(x) 2*pi*f.*(x(3)^2 - Z_subf1(x).*Z_subf2(x)./Z_subf3(x)); 
Z_mod = @(x) Z_re(x) + j*Z_im(x); 
 
%Display of results in CLI 
fprintf('\n%s\n','Extracted equivalent circuit parameters:') 
fprintf('%s %.1f %s %.1f %s %.1f %s\n','C =',x_fit(1)^2*1E12,'pF, L =',x_fit(2)^2*1E9,'nH, 
Lc =',x_fit(3)^2*1E9,'nH'); 
 
%Plot results 
figure(1) 
subplot(1,2,1) 
semilogx(f_meas,real(Z_meas),'ko',f,real(Z_mod(x_fit)),'b-'), grid on 
xlabel('{\itf}   (Hz)','FontSize',20) 
ylabel('{\itR}   (\Omega)','FontSize',20) 
title('AC RESISTANCE','FontSize',18) 
leg = legend('Measured Data','Best Parameter Fit','Location','SouthOutside'); 
set(leg,'FontSize',14) 
set(gca,'FontSize',14) 
subplot(1,2,2) 
semilogx(f_meas,imag(Z_meas),'ko',f,imag(Z_mod(x_fit)),'b-'), grid on 
xlabel('{\itf}   (Hz)','FontSize',20) 
ylabel('{\itX}   (\Omega)','FontSize',20) 
title('REACTANCE','FontSize',18) 
set(gca,'FontSize',14) 
leg = legend('Measured Data','Best Parameter Fit','Location','SouthOutside'); 
set(leg,'FontSize',14) 
 
pkg unload optim 
 
